Multibit Fault Injection for Field-Programmable Gate Arrays with Simple, Portable Fault Injector

被引:2
|
作者
Cieslewski, Grzegorz G. [1 ]
Jacobs, Adam [1 ]
George, Alan D. [1 ]
Gordon-Ross, Ann [1 ]
机构
[1] Univ Florida, ECE Dept, NSF Ctr High Performance Reconfigurable Comp, Gainesville, FL 32611 USA
来源
基金
美国国家科学基金会;
关键词
TOLERANCE;
D O I
10.2514/1.I010200
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
Static random-access-memory-based field-programmable gate array devices are an attractive option for onboard data processing in space systems due to higher computational capabilities and a lower power envelope than traditional processing devices. However, field-programmable gate arrays present unique reliability verification challenges because single-event upsets can trigger both data errors and configuration memory errors, which may cause deviations from the expected system functionality. To evaluate system reliability, traditional fault-injection testing uses numerous test vectors to observe the effects induced by a change of a single configuration memory bit at a time. This single-bit fault-injection methodology provides high fault coverage and testing repeatability, but it requires a long fault-injection time due to the large number of test vectors required to verify the entire design's functionality. Long injection times are further exacerbated as configuration memory size and design complexity increase. To shorten injection time, a Simple, Portable Fault Injector platform is proposed for field-programmable gate arrays used in tandem with a novel multibit fault-injection methodology that modifies multiple configuration memory bits, referred to as a batch, during each test. The proposed methodology is optimized to efficiently detect the faulty bits within a batch, adaptively select the optimal batch size, and optimize the fault-injection sequence based on the design's placement. Using relevant case studies, Simple, Portable Fault Injector for field-programmable gate arrays augmented with multibit fault-injection methodology reveals up to 50 times the speedup in fault-injection time.
引用
下载
收藏
页码:738 / 750
页数:13
相关论文
共 50 条
  • [21] FIR FILTERS WITH FIELD-PROGRAMMABLE GATE ARRAYS
    MINTZER, L
    JOURNAL OF VLSI SIGNAL PROCESSING, 1993, 6 (02): : 119 - 127
  • [22] Progress in Autonomous Fault Recovery of Field Programmable Gate Arrays
    Parris, Matthew G.
    Sharma, Carthik A.
    Demara, Ronald F.
    ACM COMPUTING SURVEYS, 2011, 43 (04)
  • [23] Fault-tolerant evolvable hardware using field-programmable transistor arrays
    Keymeulen, D
    Zebulum, RS
    Jin, Y
    Stoica, A
    IEEE TRANSACTIONS ON RELIABILITY, 2000, 49 (03) : 305 - 316
  • [24] Interconnect Solutions for Virtualized Field-Programmable Gate Arrays
    Yazdanshenas, Sadegh
    Betz, Vaughn
    IEEE ACCESS, 2018, 6 : 10497 - 10507
  • [25] PROLOG TO - SPECIAL SECTION ON FIELD-PROGRAMMABLE GATE ARRAYS
    ELGAMAL, A
    PROCEEDINGS OF THE IEEE, 1993, 81 (07) : 1011 - 1011
  • [26] SPECIAL ISSUE ON FIELD-PROGRAMMABLE GATE ARRAYS - INTRODUCTION
    MOORE, W
    LUK, W
    JOURNAL OF VLSI SIGNAL PROCESSING, 1993, 6 (02): : 99 - 100
  • [27] FLEXIBILITY OF INTERCONNECTION STRUCTURES FOR FIELD-PROGRAMMABLE GATE ARRAYS
    ROSE, J
    BROWN, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (03) : 277 - 282
  • [28] Thermal and Power Characterization of Field-Programmable Gate Arrays
    Nowroz, Abdullah Nazma
    Reda, Sherief
    FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2011, : 111 - 114
  • [29] Special issue on field-programmable gate arrays - Introduction
    Luk, W
    Buell, D
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1996, 12 (01): : 5 - 5
  • [30] A detailed power model for field-programmable gate arrays
    Poon, KKW
    Wilton, SJE
    Yan, A
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2005, 10 (02) : 279 - 302