Multibit Fault Injection for Field-Programmable Gate Arrays with Simple, Portable Fault Injector

被引:2
|
作者
Cieslewski, Grzegorz G. [1 ]
Jacobs, Adam [1 ]
George, Alan D. [1 ]
Gordon-Ross, Ann [1 ]
机构
[1] Univ Florida, ECE Dept, NSF Ctr High Performance Reconfigurable Comp, Gainesville, FL 32611 USA
来源
基金
美国国家科学基金会;
关键词
TOLERANCE;
D O I
10.2514/1.I010200
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
Static random-access-memory-based field-programmable gate array devices are an attractive option for onboard data processing in space systems due to higher computational capabilities and a lower power envelope than traditional processing devices. However, field-programmable gate arrays present unique reliability verification challenges because single-event upsets can trigger both data errors and configuration memory errors, which may cause deviations from the expected system functionality. To evaluate system reliability, traditional fault-injection testing uses numerous test vectors to observe the effects induced by a change of a single configuration memory bit at a time. This single-bit fault-injection methodology provides high fault coverage and testing repeatability, but it requires a long fault-injection time due to the large number of test vectors required to verify the entire design's functionality. Long injection times are further exacerbated as configuration memory size and design complexity increase. To shorten injection time, a Simple, Portable Fault Injector platform is proposed for field-programmable gate arrays used in tandem with a novel multibit fault-injection methodology that modifies multiple configuration memory bits, referred to as a batch, during each test. The proposed methodology is optimized to efficiently detect the faulty bits within a batch, adaptively select the optimal batch size, and optimize the fault-injection sequence based on the design's placement. Using relevant case studies, Simple, Portable Fault Injector for field-programmable gate arrays augmented with multibit fault-injection methodology reveals up to 50 times the speedup in fault-injection time.
引用
收藏
页码:738 / 750
页数:13
相关论文
共 50 条
  • [1] Fault tolerance and reliability in field-programmable gate arrays
    Stott, E.
    Sedcole, P.
    Cheung, P.
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2010, 4 (03): : 196 - 210
  • [2] Fault injection emulator for Field Programmable Gate Arrays
    Slaughter, T
    Stroud, C
    Emmert, J
    Skaggs, B
    [J]. RECONFIGURABLE TECHNOLOGY: FPGAS AND RECONFIGURABLE PROCESSORS FOR COMPUTING AND COMMUNICATIONS III, 2001, 4525 : 1 - 9
  • [3] Field-programmable gate arrays
    Marchal, P
    [J]. COMMUNICATIONS OF THE ACM, 1999, 42 (04) : 57 - 59
  • [4] FIELD-PROGRAMMABLE GATE ARRAYS
    JAY, C
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 1993, 17 (07) : 370 - 370
  • [5] Field-programmable gate arrays
    Bhatia, D
    [J]. VLSI DESIGN, 1996, 4 (04) : R1 - R2
  • [6] FIELD-PROGRAMMABLE GATE ARRAYS - INTRODUCTION
    TRIMBERGER, S
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1992, 9 (03): : 3 - 5
  • [7] The future of field-programmable gate arrays
    Alfke, P
    [J]. PROCEEDINGS OF THE FIFTH WORKSHOP ON ELECTRONICS FOR LHC EXPERIMENTS, 1999, : 36 - 40
  • [8] ANTIFUSE FIELD-PROGRAMMABLE GATE ARRAYS
    GREENE, J
    HAMDY, E
    BEAL, S
    [J]. PROCEEDINGS OF THE IEEE, 1993, 81 (07) : 1042 - 1056
  • [9] ARCHITECTURE OF FIELD-PROGRAMMABLE GATE ARRAYS
    ROSE, J
    ELGAMAL, A
    SANGIOVANNIVINCENTELLI, A
    [J]. PROCEEDINGS OF THE IEEE, 1993, 81 (07) : 1013 - 1029
  • [10] A Fast and Accurate Fault Tree Analysis Based on Stochastic Logic Implemented on Field-Programmable Gate Arrays
    Aliee, Hananeh
    Zarandi, Hamid Reza
    [J]. IEEE TRANSACTIONS ON RELIABILITY, 2013, 62 (01) : 13 - 22