Loop filter design considerations for clock and data recovery circuits

被引：0

作者：

Ou, J ^{[1
]}

Caggiano, MF ^{[1
]}

机构：

[1] Rutgers State Univ, Dept Elect & Comp Engn, Coll Engn, Piscataway, NJ 08854 USA

来源：

2003 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN | 2003年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes a detailed 3(rd) order analysis that accounts for charge pump output resistance, bandwidth controlling resistor, damping capacitor and ripple capacitor as well as other important PLL parameters such as K-d, the phase detector gain and K-vco, the VCO gain. Equations derived in this paper can be implemented in commercial software programs such as MATLAB to generate behavior models.

引用

页码：81 / 86

页数：6

共 50 条

[1] Design of high-speed clock and data recovery circuits
Kok-Siang, Tan
Sulaiman, Mohd-Shahiman
Hean-Teik, Chuah
Sachdev, Manoj
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2007, 52 (1-2) : 15 - 23
[2] Design of high-speed clock and data recovery circuits
Tan Kok-Siang
Mohd-Shahiman Sulaiman
Chuah Hean-Teik
Manoj Sachdev
Analog Integrated Circuits and Signal Processing, 2007, 52 : 15 - 23
[3] Challenges in the design of high-speed clock and data recovery circuits
Razavi, B
IEEE COMMUNICATIONS MAGAZINE, 2002, 40 (08) : 94 - 101
[4] Loop Latency Reduction Technique for All-Digital Clock and Data Recovery Circuits
Chen, I-Fong
Yang, Rong-Jyi
Liu, Shen-Iuan
2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 309 - 312
[5] A phase locked loop with a mixed mode loop filter for clock/data recovery in optical disc drives
Wang, PY
Hsieh, HJ
Lin, YY
Yang, MT
Kao, HW
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5007 - 5010
[6] Design of half-rate clock and data recovery circuits for optical communication systems
Savoj, J
Razavi, B
38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 121 - 126
[7] Design and performance of 155 Mbps clock/data recovery circuits on heavy loaded PLDs
Aguiar, RL
Figueiredo, M
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2005, 43 (02) : 159 - 170
[8] Design and Performance of 155 Mbps Clock/Data Recovery Circuits on Heavy Loaded PLDs
Rui L. Aguiar
Mónica Figueiredo
Analog Integrated Circuits and Signal Processing, 2005, 43 : 159 - 170
[9] Digital Clock and Data Recovery Circuits for Optical Links
Shu, Guanghua
Choi, Woo-Seok
Hanumolu, Pavan Kumar
2016 IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM (CSICS), 2016, : 126 - 129
[10] A Lock Detector Loop for Low-power PLL-Based Clock and Data Recovery Circuits
Wang, Chua-Chin
Hou, Zong-You
Chen, Chih-Lin
Shmilovitz, Doron
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2018, 37 (04) : 1692 - 1703

← 1 2 3 4 5 →