Binary Adder Circuit Design Using Emerging MIGFET Devices

被引：0

作者：

Baqueta, Jeferson J. ^{[1
]}

Marranghello, Felipe S. ^{[2
]}

Possani, Vinicius N. ^{[1
]}

Neutzling, Augusto ^{[1
]}

Reis, Andre I. ^{[1
,2
]}

Ribas, Renato P. ^{[1
,2
]}

机构：

[1] Univ Fed Rio Grande do Sul, PPGC, Porto Alegre, RS, Brazil

[2] Univ Fed Rio Grande do Sul, Inst Informat, PGMicro, Porto Alegre, RS, Brazil

来源：

PROCEEDINGS OF THE EIGHTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED) | 2017年

关键词：

Binary adder; emerging technology; MIGFET; digital integrated circuit; ripple-carry adder; parallel-prefix adder; LOGIC GATES; LOW-POWER; FETS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Multiple independent-gate field effect transistors (MIGFETs) have great potential for digital integrated circuits. In this work, we demonstrate that conventional binary adder architectures may benefit from the use of MIGFET devices. As case studies, we have designed ripple-carry adders (RCA) and parallel-prefix adders (PPA), where circuit area and performance optimizations are explored. Different versions of adders have been built using MIGFET and compared to adder topologies based on single-gate transistors.

引用

页码：125 / 130

页数：6

共 50 条

[41] Design and simulation of a binary full adder based on quantum rings
Motlagh, Amir Taghavi
Salehani, Hojjatollah K.
PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2022, 142
[42] Exploring the design space of signed-binary adder cells
Neuhäuser, David
Lecture Notes in Electrical Engineering, 2015, 343 : 367 - 385
[43] CMOS based design and simulation of Ternary Full Adder and Ternary coded decimal (TCD) adder circuit
Mounika, J.
Jahangir, Mohd Ziauddin
Ramanujam, K.
PROCEEDINGS OF IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2016), 2016,
[44] Design of a quaternary latch circuit using a binary CMOS RS latch
Current, KW
30TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2000, : 377 - 381
[45] Circuit for logical-binary functions using MOS floating-gate devices
Santiago, AM
Barranca, MAR
2005 2nd International Conference on Electrical & Electronics Engineering (ICEEE), 2005, : 211 - 214
[46] Design and Analysis of Half Adder and Full Adder Using GDI Logic
Nagaraj, S.
Prem, P. K. Anand
Srihari, D.
Gopi, K.
JOURNAL OF PHARMACEUTICAL NEGATIVE RESULTS, 2022, 13 : 802 - 814
[47] A Novel Design and Implementation of Multi-Valued Logic Arithmetic Full Adder circuit using CNTFET
Phanindra, L. S.
Rajath, M. N.
Rakesh, V
Patel, Vasundara K. S.
2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 563 - 568
[48] High Performance Low Leakage power Full Adder Circuit Design Using Rate Sensing Keeper
Ajayan, J.
Nirmal, D.
Sivaranjani, D.
Sivasankari, S.
Manikandan, M.
2014 INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2014,
[49] Design of Multiplier Circuit Using Carry Save Adder Based on Quantum-Dot Cell Automata
Das, Jadav Chandra
De, Debashis
NANO, 2023, 18 (05)
[50] Design of 16T Full Adder Circuit Using 6T XNOR Gates
Gadekar, Mandar
Chavan, Rajiv
Matkar, Nikhil
Jagushte, Siddhesh
Joshi, Sangeeta
2017 IEEE INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATION AND CONTROL (ICAC3), 2017,

← 1 2 3 4 5 →