Binary Adder Circuit Design Using Emerging MIGFET Devices

被引：0

作者：

Baqueta, Jeferson J. ^{[1
]}

Marranghello, Felipe S. ^{[2
]}

Possani, Vinicius N. ^{[1
]}

Neutzling, Augusto ^{[1
]}

Reis, Andre I. ^{[1
,2
]}

Ribas, Renato P. ^{[1
,2
]}

机构：

[1] Univ Fed Rio Grande do Sul, PPGC, Porto Alegre, RS, Brazil

[2] Univ Fed Rio Grande do Sul, Inst Informat, PGMicro, Porto Alegre, RS, Brazil

来源：

PROCEEDINGS OF THE EIGHTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED) | 2017年

关键词：

Binary adder; emerging technology; MIGFET; digital integrated circuit; ripple-carry adder; parallel-prefix adder; LOGIC GATES; LOW-POWER; FETS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Multiple independent-gate field effect transistors (MIGFETs) have great potential for digital integrated circuits. In this work, we demonstrate that conventional binary adder architectures may benefit from the use of MIGFET devices. As case studies, we have designed ripple-carry adders (RCA) and parallel-prefix adders (PPA), where circuit area and performance optimizations are explored. Different versions of adders have been built using MIGFET and compared to adder topologies based on single-gate transistors.

引用

页码：125 / 130

页数：6

共 50 条

[21] Design of Threshold Logic Gates using Emerging Devices
Vrudhula, Sarma
Kulkarni, Niranjan
Yang, Jinghua
2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 373 - 376
[22] Design of an High Performance Carry Generation Circuit for Ternary Full Adder using CNTFET
Sahoo, Subhendu Kumar
Akhilesh, Gangishetty
Sahoo, Rasmita
2017 3RD IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2017, : 46 - 49
[23] All Optical Design of Hybrid Adder Circuit Using Terahertz Optical Asymmetric Demultiplexer
Saha, Subham
Manna, Arpan
Bandyopadhyay, Chandan
Rahaman, Hafizur
2018 INTERNATIONAL SYMPOSIUM ON DEVICES, CIRCUITS AND SYSTEMS (ISDCS), 2018,
[24] Design of Binary Decision Diagram (BDD) Optical Adder
Bhuvaneswari, T.
Soong, Lim Way
Singh, Ajay Kumar
Prasad, V. C.
2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ENGINEERING AND TECHNOLOGY RESEARCH (ICAETR), 2014,
[25] DESIGN AND IMPLEMENTATION OF AN IMPROVED HIGH SPEED ADDER CIRCUIT USING XILINX SIMULATION TOOL
Sree, Bejjam Bhagya
PROCEEDINGS OF THE 2018 INTERNATIONAL CONFERENCE ON COMPUTATIONAL TECHNIQUES, ELECTRONICS AND MECHANICAL SYSTEMS (CTEMS), 2018, : 284 - 290
[26] Design of Efficient Reversible Parallel Binary Adder/Subtractor
Rangaraju, H. G.
Venugopal, U.
Muralidhara, K. N.
Raja, K. B.
COMPUTER NETWORKS AND INFORMATION TECHNOLOGIES, 2011, 142 : 83 - +
[27] Reliable Binary Signed Digit Number adder design
Kharbash, F.
Chaudhry, G. M.
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 479 - +
[28] Design of a multiple-operand redundant binary adder
Sakamoto, Masahiro
Hamano, Daisuke
Morisue, Mititada
1600, John Wiley and Sons Inc. (33):
[29] LOGICAL DESIGN OF A NEGATIVE BINARY ADDER-SUBTRACTER
RAO, GS
RAO, MN
KRISHNAMURTHY, EV
INTERNATIONAL JOURNAL OF ELECTRONICS, 1974, 36 (04) : 537 - 542
[30] A design of 4-operand redundant binary parallel adder using neuron MOS
Sakamoto, M
Mizukami, S
Hamano, D
Fujisaka, H
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 793 - 796

← 1 2 3 4 5 →