Interactive SC multirate compiler applied to multistage decimator design

This paper proposes an interactive architecture compiler for SC multirate circuits that allows the automated design from frequency specifications to building block implementation, here applied to the design and synthesis of multistage SC decimators. The compiler provides a library of different topologies that comprises a few independent multi-decimation building blocks. New building blocks defined by the users are also available for design of a specific stage. A design example of a 7(th) order SC decimator illustrates the efficient synthesis of the corresponding resulting circuits that achieve the required anti-aliasing amplitude responses with respect to the speed requirements of the operational amplifiers and also the minimum capacitance spread and total capacitor area.