Pipelined Scheduler for Unicast and Multicast Traffic in Input-Queued Switches

被引:0
|
作者
Xiao, Jie [1 ]
Yeung, Kwan L. [1 ]
Jamin, Sugih [2 ]
机构
[1] Univ Hong Kong, Dept Elect & Elect Engn, Hong Kong, Hong Kong, Peoples R China
[2] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA
关键词
Input-queued switch; integrated scheduler; pipelined scheduling; single-bit-single-iteration scheduling;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We focus on designing efficient integrated schedulers for handling mixed unicast and multicast traffic. We consider an input-queued switch with a multicast-capable switch fabric. At each input port of the switch, there are N dedicated unicast VOQs and one shared multicast queue (MQ). An existing approach to the design of integrated scheduler (i.e., a sequential scheduler) is to run two component schedulers, one for multicast and one for unicast, sequentially in each time slot. To minimize the head-of-line blocking of multicast traffic, the multicast scheduler always runs first. But sequentially running two schedulers in each time slot is challenging, especially when the slot duration is small. In this paper, we first propose a pipelined integration of the two component schedulers (i.e., a pipelined scheduler), which allows twice the amount of time for each scheduler to execute. We then extend an existing single-bit-single-iteration unicast scheduler to ensure that even in the presence of multicast traffic, unicast traffic will be starvation-free. This is achieved by giving unicast traffic priority over multicast periodically. Finally, we present arguably the first single-bit-single-iteration multicast scheduling algorithm. Extensive simulation results show that our pipelined scheduler is efficient and provides delay-throughput performance comparable to the sequential scheduler.
引用
收藏
页数:6
相关论文
共 50 条
  • [21] Design of pipelined routing engine for input-queued ATM switches
    Jeong, GJ
    Lee, JH
    Lee, BC
    ELECTRONICS LETTERS, 2001, 37 (02) : 137 - 138
  • [22] Multi-chip multicast schedulers in input-queued switches
    Bianco, Andrea
    Scicchitano, Alessandra
    2008 4TH INTERNATIONAL TELECOMMUNICATION NETWORKING WORKSHOP ON QOS IN MULTISERVICE IP NETWORKS, 2008, : 223 - +
  • [23] Selectively weighted multicast scheduling designs for input-queued switches
    Shoaib, Mohammed
    2007 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY, VOLS 1-3, 2007, : 178 - 183
  • [24] A Belief-Propagation Approach for Multicast Scheduling in Input-Queued Switches
    Giaccone, Paolo
    Pretti, Marco
    2013 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS WORKSHOPS (IEEE ICC), 2013, : 1403 - 1408
  • [25] Efficient round-robin multicast scheduling for input-queued switches
    Rasmussen, Anders
    Yu, Hao
    Ruepp, Sarah
    Berger, Michael S.
    Dittmann, Lars
    IET NETWORKS, 2014, 3 (04) : 275 - 283
  • [26] Optimal Dynamic Control for Input-Queued Switches in Heavy Traffic
    Lu, Yingdong
    Maguluri, Siva Theja
    Squillante, Mark S.
    Suk, Tonghoon
    2018 ANNUAL AMERICAN CONTROL CONFERENCE (ACC), 2018, : 3804 - 3809
  • [27] Fair scheduling in input-queued switches under inadmissible traffic
    Kumar, N
    Pan, R
    Shah, D
    GLOBECOM '04: IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-6, 2004, : 1713 - 1717
  • [28] Mathematical analysis of the input-queued packet switch under multicast traffic
    Shanthi, G
    Shanmugam, A
    IEE PROCEEDINGS-COMMUNICATIONS, 2005, 152 (06): : 845 - 849
  • [29] Deadline guaranteed packet scheduling for overloaded traffic in input-queued switches
    Shen, Xiaojun
    Lou, Jianyu
    Liang, Weifa
    Luo, Junzhou
    THEORETICAL COMPUTER SCIENCE, 2008, 409 (03) : 477 - 485
  • [30] A 2.5Gbit/s pipelined routing engine for input-queued ATM switches
    Jeong, GJ
    Lee, JH
    Lee, BC
    IEEE REGION 10 INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONIC TECHNOLOGY, VOLS 1 AND 2, 2001, : 377 - 380