Parallel graph traversal for FPGA

被引：4

作者：

Ni, Shice ^{[1
]}

Dou, Yong ^{[1
]}

Zou, Dan ^{[1
]}

Li, Rongchun ^{[1
]}

Wang, Qiang ^{[1
]}

机构：

[1] Natl Univ Def Technol, Natl Lab Parallel & Distributed Proc, Changsha, Hunan, Peoples R China

来源：

IEICE ELECTRONICS EXPRESS | 2014年 / 11卷 / 07期

基金：

美国国家科学基金会;

关键词：

FPGA; multi-channel memory; parallel graph traversal;

D O I：

10.1587/elex.11.20130987

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a multi-channel memory based architecture for parallel processing of large-scale graph traversal for field-programmable gate array (FPGA). By designing a multi-channel memory subsystem with two DRAM modules and two SRAM chips and developing an optimized pipelining structure for the processing elements, we achieve superior performance to that of a state-of-the-art highly optimized BFS implementations using the same type of FPGA.

引用

页数：6

共 50 条

[11] Experimental studies of graph traversal algorithms
Fleischer, R
Trippen, G
EXPERIMENTAL AND EFFICIENT ALGORITHMS, PROCEEDINGS, 2003, 2647 : 120 - 133
[12] Competitive algorithms for layered graph traversal
Fiat, A
Foster, DP
Karloff, H
Rabani, Y
Ravid, Y
Vishwanathan, S
SIAM JOURNAL ON COMPUTING, 1998, 28 (02) : 448 - 463
[13] SRelation: Fast RDF Graph Traversal
Mojzis, Jan
Laclavik, Michal
KNOWLEDGE ENGINEERING AND THE SEMANTIC WEB (KESW 2013), 2013, 394 : 69 - 82
[14] GTED: Graph Traversal Edit Distance
Boroojeny, Ali Ebrahimpour
Shrestha, Akash
Sharifi-Zarchi, Ali
Gallagher, Suzanne Renick
Sahinalp, S. Cenk
Chitsaz, Hamidreza
RESEARCH IN COMPUTATIONAL MOLECULAR BIOLOGY, RECOMB 2018, 2018, 10812 : 37 - 53
[15] Graph Traversal Edit Distance and Extensions
Ebrahimpour Boroojeny, Ali
Shrestha, Akash
Sharifi-Zarchi, Ali
Gallagher, Suzanne Renick
Sahinalp, S. Cenk
Chitsaz, Hamidreza
JOURNAL OF COMPUTATIONAL BIOLOGY, 2020, 27 (03) : 317 - 329
[16] Toward a Pixel-Parallel Architecture for Graph Cuts Inference on FPGA
Gao, Tianqi
Choi, Jungwook
Tsai, Shang-nien
Rutenbar, Rob A.
2017 27TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2017,
[17] A parallel algorithm for constructing reduced visibility graph and its FPGA implementation
Sridharan, K
Priya, TK
JOURNAL OF SYSTEMS ARCHITECTURE, 2004, 50 (10) : 635 - 644
[18] A FPGA based intra-parallel architecture for PageRank graph processing
Mei Guoqiang
Hao Rui
Wang Jiangwei
Kan Hongwei
Li Rengang
2020 IEEE INTERNATIONAL CONFERENCE ON EDGE COMPUTING (EDGE 2020), 2020, : 31 - 38
[19] Accelerate Model Parallel Deep Learning Training Using Effective Graph Traversal Order in Device Placement
Wang, Tianze
Payberah, Amir H.
Hagos, Desta Haileselassie
Vlassov, Vladimir
DISTRIBUTED APPLICATIONS AND INTEROPERABLE SYSTEMS (DAIS 2022), 2022, 13272 : 114 - 130
[20] Recurrent Path Index for Efficient Graph Traversal
Kusu, Kazuma
Hatano, Kenji
2019 IEEE INTERNATIONAL CONFERENCE ON BIG DATA (BIG DATA), 2019, : 6107 - 6109

← 1 2 3 4 5 →