A Post-silicon Debug Support Using High-level Design Description

被引：0

作者：

Lee, Yeonbok ^{[1
]}

Nishihara, Tasuku ^{[2
]}

Matsumoto, Takeshi ^{[3
]}

Fujita, Masahiro ^{[3
]}

机构：

[1] Univ Tokyo, Dept Elect Engn & Informat Syst, Tokyo 1138654, Japan

[2] Univ Tokyo, Dept Elect Engn, Tokyo 1138654, Japan

[3] Univ Tokyo, VLSI Design & Educ Ctr, Tokyo 1138654, Japan

来源：

2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS | 2009年

关键词：

HW design debug; post-silicon debug; high-level design;

D O I：

10.1109/ATS.2009.28

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we propose a post-silicon debug framework utilizing high-level design description, which provides great advantage of comprehensibility and readability in analyzing erroneous behaviors for debugging complicated post-silicon errors. The framework consists of the following methods.; mapping between high-level and RTL, extracting error-relevant portions, and rank them by the degree of relevance with the error. We also exhibit several experimental results to show its effectiveness.

引用

页码：137 / +

页数：2

共 50 条

[21] FROM HIGH-LEVEL DESCRIPTION TO SILICON
NASH, D
RADKE, C
IEEE DESIGN & TEST OF COMPUTERS, 1984, 1 (03): : 101 - 102
[22] A Trace Signal Selection Algorithm for Improved Post-Silicon Debug
Kumar, Binod
Jindal, Ankit
Singh, Virendra
PROCEEDINGS OF 2016 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2016,
[23] QED Post-Silicon Validation and Debug: Frequently Asked Questions
Lin, David
Mitra, Subhasish
2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 478 - 482
[24] A debug scheme to improve the error identification in post-silicon validation
Choi, Inhyuk
Jung, Won
Oh, Hyunggoy
Kang, Sungho
PLOS ONE, 2018, 13 (09):
[25] Efficient Selection of Trace and Scan Signals for Post-Silicon Debug
Rahmani, Kamran
Proch, Sudhi
Mishra, Prabhat
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (01) : 313 - 323
[26] Functional Post-Silicon Diagnosis and Debug for Networks-on-Chip
Abdel-Khalek, Rawan
Bertacco, Valeria
2012 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2012, : 557 - 563
[27] Utilizing high level design information to speed up post-silicon debugging
Fujita, Masahiro
2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
[28] WiND: An Efficient Post-Silicon Debug Strategy for Network on Chip
Rout, Sidhartha Sankar
Deb, Sujay
Basu, Kanad
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (11) : 2372 - 2385
[29] A New Post-Silicon Debug Approach Based on Suspect Window
Gao, Jianliang
Han, Yinhe
Li, Xiaowei
2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2009, : 85 - 90
[30] A Novel Post-Silicon Debug Mechanism Based on Suspect Window
Jianliang Gao
Yinhe Han
Xiaowei Li
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2010, E93D (05): : 1175 - 1185

← 1 2 3 4 5 →