A verification-driven framework for iterative design of controllers

被引:9
|
作者
Menghi, Claudio [1 ]
Spoletini, Paola [2 ]
Chechik, Marsha [3 ]
Ghezzi, Carlo [4 ]
机构
[1] Univ Luxembourg, Luxembourg, Luxembourg
[2] Kennesaw State Univ, Marietta, GA USA
[3] Univ Toronto, Toronto, ON, Canada
[4] Politecn Milan, Milan, Italy
基金
欧洲研究理事会;
关键词
Distributed development; Controller design; Verification-driven development; SPECIFICATION; CHECKING; SOFTWARE;
D O I
10.1007/s00165-019-00484-1
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Controllers often are large and complex reactive software systems and thus they typically cannot be developed as monolithic products. Instead, they are usually comprised of multiple components that interact to provide the desired functionality. Components themselves can be complex and in turn be decomposed into multiple sub-components. Designing such systems is complicated and must follow systematic approaches, based on recursive decomposition strategies that yield a modular structure. This paper proposes FIDDle-a comprehensive verification-driven framework which provides support for designers during development. FIDDle supports hierarchical decomposition of components into sub-components through formal specification in terms of pre- and post-conditions as well as independent development, reuse and verification of sub-components. The framework allows the development of an initial, partially specified design of the controller, in which certain components, yet to be defined, are precisely identified. These components can be associated with pre- and post-conditions, i.e., a contract, that can be distributed to third-party developers. The framework ensures that if the components are compliant with their contracts, they can be safely integrated into the initial partial design without additional rework. As a result, FIDDle supports an iterative design process and guarantees correctness of the system at any step of development. We evaluated the effectiveness of FIDDle in supporting an iterative and incremental development of components using the K9 Mars Rover example developed at NASA Ames. This can be considered as an initial, yet substantive, validation of the approach in a realistic setting. We also assessed the scalability of FIDDle by comparing its efficiency with the classical model checkers implemented within the LTSA toolset. Results show that FIDDle scales as well as classical model checking as the number of the states of the components under development and their environments grow.
引用
收藏
页码:459 / 502
页数:44
相关论文
共 50 条
  • [21] A model-driven framework for design and verification of embedded systems through SystemVerilog
    Anwar, Muhammad Waseem
    Rashid, Muhammad
    Azam, Farooque
    Kashif, Muhammad
    Butt, Wasi Haider
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2019, 23 (3-4) : 179 - 223
  • [22] A model-driven framework for design and verification of embedded systems through SystemVerilog
    Muhammad Waseem Anwar
    Muhammad Rashid
    Farooque Azam
    Muhammad Kashif
    Wasi Haider Butt
    Design Automation for Embedded Systems, 2019, 23 : 179 - 223
  • [23] Metric driven Framework for Processor Verification
    Shah, Asheesh
    Mazyad, A.
    Ramani, A. K.
    INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS (IMECS 2010), VOLS I-III, 2010, : 1275 - 1278
  • [24] Framework for Implementation of Iterative Learning Control on Programmable Logic Controllers
    Bibl, Matthias
    Robin, Michael
    Steinegger, Michael
    Schitter, Georg
    2016 IEEE 21ST INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES AND FACTORY AUTOMATION (ETFA), 2016,
  • [25] Design and verification driven by assertions
    Torres, F
    Vaca, S
    Torres, D
    González, RE
    2004 1st International Conference on Electrical and Electronics Engineering (ICEEE), 2004, : 188 - 193
  • [26] Design of an optimal combination of feedback and iterative learning controllers
    Takanishi, K
    Phan, MQ
    Longman, RW
    Spaceflight Mechanics 2004, Vol 119, Pt 1-3, 2005, 119 : 789 - 800
  • [27] An integrated framework for verification of IEC standard programmable logic controllers
    Dangol, Suraj
    Thapa, Devinder
    Cho, Ki Heang
    Park, Chang Mok
    Wang, Gi Nam
    DYNAMICS OF CONTINUOUS DISCRETE AND IMPULSIVE SYSTEMS-SERIES B-APPLICATIONS & ALGORITHMS, 2006, 13E : 3060 - 3063
  • [28] FVCAG: A framework for formal verification driven power modeling and verification
    Joseph, Arun
    Rachamalla, Spandana
    Rao, Rahul M.
    Haridass, Anand
    Nalla, Pradeep K.
    ISLPED '16: PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2016, : 260 - 265
  • [29] Qualitative control: qualitative design & verification of industrial controllers
    Far, Behrouz Homayoun, IEEE, Industrial Electronics Soc, New York, NY, USA; Univ of Tokyo, Inst of Industrial Science, Tokyo, Jpn; Information Processing Soc of Japan (IPSJ), Jpn; Inst of Electronics, Information and Communication Engineers of J; Japanese Soc for Artificial Intelligence (JSAI), Jpn; et al (Publ by IEEE, Piscataway, NJ, United States):
  • [30] Model Checking in Parallel Logic Controllers Design and Verification
    Doligalski, Michal
    Tkacz, Jacek
    Gratkowski, Tomasz
    PROCEEDINGS OF THE 2015 FEDERATED CONFERENCE ON SOFTWARE DEVELOPMENT AND OBJECT TECHNOLOGIES, 2017, 511 : 35 - 53