Common-Centroid Layouts for Analog Circuits: Advantages and Limitations

被引：0

作者：

Sharma, Arvind K. ^{[1
]}

Madhusudan, Meghna ^{[1
]}

Burns, Steven M. ^{[2
]}

Mukherjee, Parijat ^{[2
]}

Yaldiz, Soner ^{[2
]}

Ilarjani, Ramesh ^{[1
]}

Sapatnekar, Sachin S. ^{[1
]}

机构：

[1] Univ Minnesota, Minneapolis, MN 55455 USA

[2] Intel Corp, Hillsboro, OR USA

来源：

PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021) | 2021年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Common-centroid (CC) layouts are widely used in analog design to make circuits resilient to variations by matching device characteristics. However, CC layout may involve increased routing complexity and higher parasitics than other alternative layout schemes. This paper critically analyzes the fundamental assumptions behind the use of common-centroid layouts, incorporating considerations related to systematic and random variations as well as the performance impact of common-centroid layout. Based on this study, conclusions are drawn on when CC layout styles can reduce variation, improve performance (even if they do not reduce variation), and when non-CC layouts are preferable.

引用

页码：1224 / 1229

页数：6

共 41 条

[21] A Method of Analog IC Placement with Common Centroid Constraints
Ue, Keitaro
Fujiyoshi, Kunihiro
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2014, E97A (01) : 339 - 346
[22] Mismatch-Aware Common-Centroid Placement for Arbitrary-Ratio Capacitor Arrays Considering Dummy Capacitors
Lin, Cheng-Wu
Lin, Jai-Ming
Chiu, Yen-Chih
Huang, Chun-Po
Chang, Soon-Jyh
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (12) : 1789 - 1802
[23] Test limitations of parametric faults in analog circuits
Savir, J
Guo, Z
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2003, 52 (05) : 1444 - 1454
[24] Test limitations of parametric faults in analog circuits
Savir, J
Guo, Z
PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 39 - 44
[25] Advantages and limitations of common testing methods for antioxidants
Amorati, R.
Valgimigli, L.
FREE RADICAL RESEARCH, 2015, 49 (05) : 633 - 649
[26] Automatic Placement to Improve Capacitance Matching Using a Generalized Common-Centroid Layout and Spatial Correlation Optimization
Soares, Carlos Fernando T.
Petraglia, Antonio
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (10) : 1691 - 1695
[27] Adjacent Common Centroid Placement for Analog IC Layout Design
Murotatsu, Kenichiro
Fujiyoshi, Kunihiro
2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 619 - 622
[28] Matched-Routing Common-Centroid 3-D MOM Capacitors for Low-Power Data Converters
Chou, Pang-Yen
Chen, Nai-Chen
Lin, Mark Po-Hung
Graeb, Helmut
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (08) : 2234 - 2247
[29] Analog Placement with Common Centroid and 1-D Symmetry Constraints
Xiao, Linfu
Young, Evangeline F. Y.
PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 353 - 360
[30] A Low-Parasitic and Common-Centroid Cross-Coupled CMOS Transistor Structure for High-Frequency VCO Design
Lee, In-Young
Yun, Seok-Ju
Oh, Seung-Min
Lee, Sang-Gug
IEEE ELECTRON DEVICE LETTERS, 2009, 30 (05) : 532 - 534

← 1 2 3 4 5 →