A toggle MRAM bit modeled in Verilog-A

被引:1
|
作者
Engelbrecht, Linda M. [1 ]
Jander, Albrecht
Dhagat, Pallavi
Hall, Michael [2 ]
机构
[1] Oregon State Univ, Sch Elect Engn & Comp Sci, Corvallis, OR 97331 USA
[2] Washington Univ, St Louis, MO USA
关键词
Spintronics; Toggle MRAM; Spinflop; Torque; RANDOM-ACCESS MEMORY;
D O I
10.1016/j.sse.2010.05.038
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A physically-based behavioral model for a toggle mode magnetic random access memory (MRAM) cell, developed in Verilog-A is presented. The model describes the magnetic behavior of two single-domain, magnetic free-layers coupled through exchange and magnetostatic interactions. The model also includes spin-dynamic effects. The external interface to the model is electrical in nature, consisting of input currents on the word and bit lines and an output in the form of a magnetoresistance based on the orientation of one of the free layers. The model faithfully reproduces toggling of the magnetic state (reversal of magnetization directions of the two layers through an intermediate spin flop state) in response to a conventional box field stimulus. The model will facilitate the design and analysis of complex spintronic or hybrid spintronic-electronic circuits in a simulation environment that is familiar to most circuit designers. (C) 2010 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1135 / 1142
页数:8
相关论文
共 50 条
  • [31] A Verilog-A compact model for ESD protection NMOSTs
    Li, JJ
    Joshi, S
    Rosenbaum, E
    PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 253 - 256
  • [32] Single-domain model for toggle MRAM
    Worledge, DC
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2006, 50 (01) : 69 - 79
  • [33] Extensions to Verilog-A to support compact device modeling
    Lemaitre, L
    Coram, G
    McAndrew, C
    Kundert, K
    BMAS 2003: PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL WORKSHOP ON BEHAVIORAL MODELING AND SIMULATION, 2003, : 134 - 138
  • [34] Verilog-a modeling of Silicon Photo-Multipliers
    Giustolisi, Gianluca
    Palumbo, Gaetano
    Finocchiaro, Paolo
    Pappalardo, Alfio
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1270 - 1273
  • [35] Bipolar Transistor Excess Phase Modeling in Verilog-A
    McAndrew, Colin C.
    Huszka, Zoltan
    Coram, Geoffrey J.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (09) : 2267 - 2275
  • [36] A Data-Driven Verilog-A ReRAM Model
    Messaris, Ioannis
    Serb, Alexander
    Stathopoulos, Spyros
    Khiat, Ali
    Nikolaidis, Spyridon
    Prodromakis, Themistoklis
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (12) : 3151 - 3162
  • [37] Single-domain model for toggle MRAM
    Worledge, Daniel C.
    IBM Journal of Research and Development, 2006, 50 (01): : 69 - 79
  • [38] Writing properties of clad lines in a toggle MRAM
    Miura, S.
    Shimura, K.
    Ohshima, N.
    Nebashi, R.
    Suzuki, T.
    Hada, H.
    Tahara, S.
    Aikawa, H.
    Ueda, T.
    Kajiyama, T.
    Asao, Y.
    JOURNAL OF MAGNETISM AND MAGNETIC MATERIALS, 2007, 310 (02) : E933 - E935
  • [39] Sigma delta ADC design using Verilog-A
    Mannozzi, F
    Tinfena, F
    Fanucci, L
    PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 55 - 58
  • [40] Equivalent Circuit Modelling of Fluxgate Sensors in Verilog-A
    O'Donnell, Cian
    Razeeb, Kafil M.
    O'Hare, Daniel
    2022 33RD IRISH SIGNALS AND SYSTEMS CONFERENCE (ISSC), 2022,