5 Gb/s Optical Transceiver for MEMS Tunable HCG-VCSEL in 65 nm CMOS Sean

被引：1

作者：

Quintans, Sean Kane Lloyd M. ^{[1
]}

Narcida, Francesca Bea, V ^{[1
]}

Tordesillas, Janette Eira A. ^{[1
]}

Sabino, Maria Patricia Rouelli G. ^{[1
]}

Alvarez, Anastacia B. ^{[1
]}

de Leon, Maria Theresa G. ^{[1
]}

Hizon, John Richard E. ^{[1
]}

Santos, Christopher G. ^{[1
]}

Rosales, Marc D. ^{[1
]}

机构：

[1] Univ Philippines Diliman, Elect & Elect Engn Inst, Quezon City, Philippines

来源：

2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020) | 2020年

关键词：

VCSEL; CA and CC VCSEL driver; EDMOS;

D O I：

10.1109/ISOCC50952.2020.9333075

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A 5 Gb/s optical transceiver design for a MEMS-Tunable 3rd-Generation VCSEL in 65 nm CMOS process operating at a lasing wavelength of 1060 nm is presented. Two approaches to drive the laser, namely common-anode (CA) and common-cathode (CC) VCSEL driver topologies, were explored. For the CC VCSEL driver wherein the VCSEL is powered by the chip, extended drain MOS (EDMOS) transistors were used as they can handle higher voltages unlike the standard transistors from the process. The system with the CA VCSEL driver resulted in a higher operating speed of up to 8 Gb/s and a higher energy efficiency of 1.1356 pJ/b, as compared to the system with the CC VCSEL driver that achieved a speed of up to 6 Gb/s and an energy efficiency of 3.668 pJ/b.

引用

页码：47 / 48

页数：2

共 50 条

[31] Co-design of 40Gb/s Equalizers for Wireline Transceiver in 65nm CMOS Technology
Wu, Linghan
Wang, Ziqiang
Zheng, Xuqiang
Huang, Ke
Zhang, Chun
Wang, Zhihua
2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
[32] A 40 Gb/s Serial Link Transceiver in 28 nm CMOS Technology
Navid, Reza
Chen, E-Hung
Hossain, Masum
Leibowitz, Brian
Ren, Jihong
Chou, Chuen-Huei Adam
Daly, Barry
Aleksic, Marko
Su, Bruce
Li, Simon
Shirasgaonkar, Makarand
Heaton, Fred
Zerbe, Jared
Eble, John
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (04) : 814 - 827
[33] A 5Gb/s Equalizer for USB 3.0 Receiver in 65 nm CMOS Technology
Kopanski, Jakub
Pleskacz, Witold A.
Pienkowski, Dariusz
2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 131 - 134
[34] A 12-Gb/s transceiver in 32-nm bulk CMOS
Joshi, Sopan
Liao, Jason T. -S.
Fan, Yongping
Hyvonen, Sami
Nagarajan, Mahalingam
Rizk, Jad
Lee, Hyung-Jin
Young, Ian
2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 52 - 53
[35] A 56-Gb/s Wireline Transceiver in 20nm CMOS
Shibasaki, Takayuki
Chen, Yanfei
Doi, Yoshiyasu
Takauchi, Hideki
Mori, Toshihiko
Koyanagi, Yoichi
Tamura, Hirotaka
2015 IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM (CSICS), 2015,
[36] A 26-Gb/s CMOS optical receiver with a reference-less CDR in 65-nm CMOS
Quan Pan
Xiongshi Luo
Zhenghao Li
Zhengzhe Jia
Fuzhan Chen
Xuewei Ding
CPatrick Yue
Journal of Semiconductors, 2022, 43 (07) : 71 - 80
[37] A 26-Gb/s CMOS optical receiver with a reference-less CDR in 65-nm CMOS
Pan, Quan
Luo, Xiongshi
Li, Zhenghao
Jia, Zhengzhe
Chen, Fuzhan
Ding, Xuewei
Yue, C. Patrick
JOURNAL OF SEMICONDUCTORS, 2022, 43 (07)
[38] A 26-Gb/s CMOS optical receiver with a reference-less CDR in 65-nm CMOS
Quan Pan
Xiongshi Luo
Zhenghao Li
Zhengzhe Jia
Fuzhan Chen
Xuewei Ding
C.Patrick Yue
Journal of Semiconductors, 2022, (07) : 71 - 80
[39] A 3-to-10Gb/s 5.75pJ/b Transceiver with Flexible Clocking in 65nm CMOS
Nandwana, Romesh Kumar
Saxena, Saurabh
Elkholy, Ahmed
Talegaonkar, Mrunmay
Zhu, Junheng
Choi, Woo-Seok
Elmallah, Ahmed
Hanumolu, Pavan Kumar
2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 492 - 492
[40] A Zero-IF 60GHz Transceiver in 65nm CMOS with > 3.5Gb/s Links
Tomkins, A.
Aroca, R. A.
Yamamo, T.
Nicolson, S. T.
Doi, Y.
Voinigescu, S. P.
PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 471 - +

← 1 2 3 4 5 →