共 50 条
- [1] A Power Modelling Approach for Many-core Architectures [J]. 2014 10TH INTERNATIONAL CONFERENCE ON SEMANTICS, KNOWLEDGE AND GRIDS (SKG), 2014, : 128 - 132
- [2] Heterogeneous- and NUMA-aware Scheduling for Many-core Architectures [J]. SYSTOR'17: PROCEEDINGS OF THE 10TH ACM INTERNATIONAL SYSTEMS AND STORAGE CONFERENCE, 2017,
- [3] An Adaptive Approach for Online Fault Management in Many-Core Architectures [J]. DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 1429 - 1432
- [4] Power-Aware Performance Adaptation of Concurrent Applications in Heterogeneous Many-Core Systems [J]. ISLPED '16: PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2016, : 368 - 373
- [6] Scalable Thread Scheduling and Global Power Management for Heterogeneous Many-Core Architectures [J]. PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2010, : 29 - 39
- [7] Power Gating Clustered Many-Core Architectures [J]. JOURNAL OF LOW POWER ELECTRONICS, 2008, 4 (03) : 290 - 300
- [9] Latency-aware DVFS for efficient power state transitions on many-core architectures [J]. The Journal of Supercomputing, 2015, 71 : 2720 - 2747
- [10] Latency-aware DVFS for efficient power state transitions on many-core architectures [J]. JOURNAL OF SUPERCOMPUTING, 2015, 71 (07): : 2720 - 2747