A Power-Aware Approach for Online Test Scheduling in Many-Core Architectures

被引:6
|
作者
Haghbayan, Mohammad-Hashem [1 ]
Rahmani, Amir-Mohammad [1 ,2 ]
Miele, Antonio [3 ]
Fattah, Mohammad [1 ]
Plosila, Juha [1 ]
Liljeberg, Pasi [1 ]
Tenhunen, Hannu [1 ,2 ]
机构
[1] Univ Turku, Dept Informat Technol, Embedded Comp & Elect Syst Lab, FIN-20520 Turku, Finland
[2] Royal Inst Technol KTH, Dept Ind & Med Elect, S-16440 Kista, Sweden
[3] Politecn Milan, Dipartimento Elettron Informaz & Bioingn, I-20133 Milan, Italy
关键词
Online testing; functional testing; dark silicon; power capping; many-core systems; aging; lifetime reliability; OPTIMIZATION; SYSTEMS;
D O I
10.1109/TC.2015.2481411
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Aggressive technology scaling triggers novel challenges to the design of multi-/many-core systems, such as limited power budget and increased reliability issues. Today's many-core systems employ dynamic power management and runtime mapping strategies trying to offer optimal performance while fulfilling power constraints. On the other hand, due to the reliability challenges, online testing techniques are becoming a necessity in current and near future technologies. However, state-of-the-art techniques are not aware of the other power/performance requirements. This paper proposes a power-aware non-intrusive online testing approach for many-core systems. The approach schedules software based self-test routines on the various cores during their idle periods, while honoring the power budget and limiting delays in the workload execution. A test criticality metric, based on a device aging model, is used to select cores to be tested at a time. Moreover, power and reliability issues related to the testing at different voltage and frequency levels are also handled. Extensive experimental results reveal that the proposed approach can i) efficiently test the cores within the available power budget causing a negligible performance penalty, ii) adapt the test frequency to the current cores' aging status, and iii) cover available voltage and frequency levels during the testing.
引用
收藏
页码:730 / 743
页数:14
相关论文
共 50 条
  • [1] A Power Modelling Approach for Many-core Architectures
    Lai, Zhiquan
    Lam, King Tin
    Wang, Cho-Li
    Su, Jinshu
    [J]. 2014 10TH INTERNATIONAL CONFERENCE ON SEMANTICS, KNOWLEDGE AND GRIDS (SKG), 2014, : 128 - 132
  • [2] Heterogeneous- and NUMA-aware Scheduling for Many-core Architectures
    Petrides, Panayiotis
    Trancoso, Pedro
    [J]. SYSTOR'17: PROCEEDINGS OF THE 10TH ACM INTERNATIONAL SYSTEMS AND STORAGE CONFERENCE, 2017,
  • [3] An Adaptive Approach for Online Fault Management in Many-Core Architectures
    Bolchini, Cristiana
    Miele, Antonio
    Sciuto, Donatella
    [J]. DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 1429 - 1432
  • [4] Power-Aware Performance Adaptation of Concurrent Applications in Heterogeneous Many-Core Systems
    Aalsaud, Ali
    Shafik, Rishad
    Rafiev, Ashur
    Xia, Fei
    Yang, Sheng
    Yakovlev, Alex
    [J]. ISLPED '16: PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2016, : 368 - 373
  • [5] Power-Aware Dynamic Memory Management on Many-Core Platforms Utilizing DVFS
    Anagnostopoulos, Iraklis
    Chabloz, Jean-Michel
    Koutras, Ioannis
    Bartzas, Alexandros
    Hemani, Ahmed
    Soudris, Dimitrios
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 13
  • [6] Scalable Thread Scheduling and Global Power Management for Heterogeneous Many-Core Architectures
    Winter, Jonathan A.
    Albonesi, David H.
    Shoemaker, Christine A.
    [J]. PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2010, : 29 - 39
  • [7] Power Gating Clustered Many-Core Architectures
    Musoll, Enric
    [J]. JOURNAL OF LOW POWER ELECTRONICS, 2008, 4 (03) : 290 - 300
  • [8] Power-Aware Job Scheduling on Heterogeneous Multicore Architectures
    Chiesi, Matteo
    Vanzolini, Luca
    Mucci, Claudio
    Scarselli, Eleonora Franchi
    Guerrieri, Roberto
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2015, 26 (03) : 868 - 877
  • [9] Latency-aware DVFS for efficient power state transitions on many-core architectures
    Zhiquan Lai
    King Tin Lam
    Cho-Li Wang
    Jinshu Su
    [J]. The Journal of Supercomputing, 2015, 71 : 2720 - 2747
  • [10] Latency-aware DVFS for efficient power state transitions on many-core architectures
    Lai, Zhiquan
    Lam, King Tin
    Wang, Cho-Li
    Su, Jinshu
    [J]. JOURNAL OF SUPERCOMPUTING, 2015, 71 (07): : 2720 - 2747