Power-Aware Performance Adaptation of Concurrent Applications in Heterogeneous Many-Core Systems

被引:33
|
作者
Aalsaud, Ali [1 ]
Shafik, Rishad [1 ]
Rafiev, Ashur [1 ]
Xia, Fei [1 ]
Yang, Sheng [2 ]
Yakovlev, Alex [1 ]
机构
[1] Newcastle Univ, Sch EEE, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England
[2] Univ Southampton, Sch ECS, Southampton SO17 1BJ, Hants, England
基金
英国工程与自然科学研究理事会;
关键词
DESIGN; TIME;
D O I
10.1145/2934583.2934612
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Modern embedded systems execute multiple applications, both sequentially and concurrently. These applications are exercised on heterogeneous platforms generating varying power consumption and system workloads (CPU or memory intensive or both). As a result, determining the most energy-efficient system configuration (i.e. the number of parallel threads, their core allocations and operating frequencies) tailored for each kind of workload and application scenario is extremely challenging. In this paper, we propose a novel runtime optimization approach with the aim of achieving maximized power normalized performance considering dynamic variation of workload and application scenarios. Fundamental to this approach is a comprehensive study to investigate the tradeoffs between inter-application concurrency with performance and power consumption under different system configurations. Using real experimental measurements on an Odroid XU-3 heterogeneous platform with a number of PARSEC benchmark applications, we model power normalized performance (in terms of IPS/Watt) underpinning analytical power and performance models, derived through multivariate linear regression (MLR). Using these models, we show that with increasing number of concurrent CPU intensive applications show variable gains in IPS/Watt compared to the memory intensive applications in both sequential and concurrent application scenarios. Furthermore, we demonstrate that it is possible to continuously adapt system configuration through a low-cost and linear-complexity runtime algorithm, which can improve the IPS/Watt by up to 125% compared to the existing approach.
引用
收藏
页码:368 / 373
页数:6
相关论文
共 50 条
  • [1] Power-Normalized Performance Optimization of Concurrent Many-Core Applications
    Travers, Matthew
    Shafik, Rishad
    Xia, Fei
    [J]. 2016 16TH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN (ACSD 2016), 2016, : 94 - 103
  • [2] A Power-Aware Approach for Online Test Scheduling in Many-Core Architectures
    Haghbayan, Mohammad-Hashem
    Rahmani, Amir-Mohammad
    Miele, Antonio
    Fattah, Mohammad
    Plosila, Juha
    Liljeberg, Pasi
    Tenhunen, Hannu
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (03) : 730 - 743
  • [3] Power-Aware Dynamic Memory Management on Many-Core Platforms Utilizing DVFS
    Anagnostopoulos, Iraklis
    Chabloz, Jean-Michel
    Koutras, Ioannis
    Bartzas, Alexandros
    Hemani, Ahmed
    Soudris, Dimitrios
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 13
  • [4] Speedup and Power Scaling Models for Heterogeneous Many-Core Systems
    Rafiev, Ashur
    Al-Hayanni, Mohammed A. N.
    Xia, Fei
    Shafik, Rishad
    Romanovsky, Alexander
    Yakovlev, Alex
    [J]. IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS, 2018, 4 (03): : 436 - 449
  • [5] Performance-Aware Resource Management of Multi-Threaded Applications on Many-Core Systems
    Olsen, Daniel
    Anagnostopoulos, Iraklis
    [J]. PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 119 - 124
  • [6] Message Passing-Aware Power Management on Many-Core Systems
    Bartolini, Andrea
    Hankendi, Can
    Coskun, Ayse Kivilcim
    Benini, Luca
    [J]. JOURNAL OF LOW POWER ELECTRONICS, 2014, 10 (04) : 531 - 549
  • [7] Accuracy-Aware Power Management for Many-Core Systems Running Error-Resilient Applications
    Kanduri, Anil
    Haghbayan, Mohammad-Hashem
    Rahmani, Amir M.
    Liljeberg, Pasi
    Jantsch, Axel
    Tenhunen, Hannu
    Dutt, Nikil
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (10) : 2749 - 2762
  • [8] Profit: Priority and Power/Performance Optimization for Many-Core Systems
    Chen, Zhuo
    Stamoulis, Dimitrios
    Marculescu, Diana
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (10) : 2064 - 2075
  • [9] Dynamic Thread Mapping for High-Performance, Power-Efficient Heterogeneous Many-core Systems
    Liu, Guangshuo
    Park, Jinpyo
    Marculescu, Diana
    [J]. 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2013, : 54 - 61
  • [10] Heterogeneous- and NUMA-aware Scheduling for Many-core Architectures
    Petrides, Panayiotis
    Trancoso, Pedro
    [J]. SYSTOR'17: PROCEEDINGS OF THE 10TH ACM INTERNATIONAL SYSTEMS AND STORAGE CONFERENCE, 2017,