Mixed-Precision Continual Learning Based on Computational Resistance Random Access Memory

被引:11
|
作者
Li, Yi [1 ,2 ]
Zhang, Woyu [1 ,2 ]
Xu, Xiaoxin [1 ]
He, Yifan [3 ]
Dong, Danian [1 ]
Jiang, Nanjia [1 ]
Wang, Fei [1 ,2 ]
Guo, Zeyu [1 ,2 ]
Wang, Shaocong [4 ]
Dou, Chunmeng [1 ]
Liu, Yongpan [3 ]
Wang, Zhongrui [4 ]
Shang, Dashan [1 ,2 ]
机构
[1] Chinese Acad Sci, Inst Microelect, Key Lab Microelect Devices & Integrated Technol, Beijing 100029, Peoples R China
[2] Univ Chinese Acad Sci, Beijing 101408, Peoples R China
[3] Tsinghua Univ, Dept Elect Engn, Beijing 100084, Peoples R China
[4] Univ Hong Kong, Dept Elect & Elect Engn, Pok Fu Lam Rd, Hong Kong 999077, Peoples R China
基金
中国国家自然科学基金;
关键词
continual learning; in-memory computing; mixed precision; resistance random access memory;
D O I
10.1002/aisy.202200026
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Artificial neural networks have acquired remarkable achievements in the field of artificial intelligence. However, it suffers from catastrophic forgetting when dealing with continual learning problems, i.e., the loss of previously learned knowledge upon learning new information. Although several continual learning algorithms have been proposed, it remains a challenge to implement these algorithms efficiently on conventional digital systems due to the physical separation between memory and processing units. Herein, a software-hardware codesigned in-memory computing paradigm is proposed, where a mixed-precision continual learning (MPCL) model is deployed on a hybrid analogue-digital hardware system equipped with resistance random access memory chip. Software-wise, the MPCL effectively alleviates catastrophic forgetting and circumvents the requirement for high-precision weights. Hardware-wise, the hybrid analogue-digital system takes advantage of the colocation of memory and processing units, greatly improving energy efficiency. By combining the MPCL with an in situ fine-tuning method, high classification accuracies of 94.9% and 95.3% (software baseline 97.0% and 97.7%) on the 5-split-MNIST and 5-split-FashionMNIST are achieved, respectively. The proposed system reduces approximate to 200 times energy consumption of the multiply-and-accumulation operations during the inference phase compared to the conventional digital systems. This work paves the way for future autonomous systems at the edge.
引用
收藏
页数:9
相关论文
共 50 条
  • [31] Characteristics and Mechanisms of Silicon-Oxide-Based Resistance Random Access Memory
    Chang, Kuan-Chang
    Tsai, Tsung-Ming
    Chang, Ting-Chang
    Wu, Hsing-Hua
    Chen, Jung-Hui
    Syu, Yong-En
    Chang, Geng-Wei
    Chu, Tian-Jian
    Liu, Guan-Ru
    Su, Yu-Ting
    Chen, Min-Chen
    Pan, Jhih-Hong
    Chen, Jian-Yu
    Tung, Cheng-Wei
    Huang, Hui-Chun
    Tai, Ya-Hsiang
    Gan, Der-Shin
    Sze, Simon M.
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (03) : 399 - 401
  • [32] Nonvolatile Resistance Random Access Memory Devices Based on ZnO Nanorod Arrays
    Ji, Liang-Wen
    Jiang, Zhi-Pei
    SMART SCIENCE, 2015, 3 (01) : 7 - 9
  • [33] Percolation theory based statistical resistance model for resistive random access memory
    Wang, Lingfei
    Thean, Aaron Voon-Yew
    Liang, Gengchiau
    APPLIED PHYSICS LETTERS, 2018, 112 (25)
  • [34] Physical and chemical mechanisms in oxide-based resistance random access memory
    Kuan-Chang Chang
    Ting-Chang Chang
    Tsung-Ming Tsai
    Rui Zhang
    Ya-Chi Hung
    Yong-En Syu
    Yao-Feng Chang
    Min-Chen Chen
    Tian-Jian Chu
    Hsin-Lu Chen
    Chih-Hung Pan
    Chih-Cheng Shih
    Jin-Cheng Zheng
    Simon M Sze
    Nanoscale Research Letters, 2015, 10
  • [35] Flexible and fully biodegradable resistance random access memory based on a gelatin dielectric
    Liu, Shuting
    Dong, Shurong
    Wang, Xingang
    Shi, Lin
    Xu, Hongsheng
    Huang, Shuyi
    Luo, Jikui
    NANOTECHNOLOGY, 2020, 31 (25)
  • [36] MEGA: A Memory-Efficient GNN Accelerator Exploiting Degree-Aware Mixed-Precision Quantization
    Zhu, Zeyu
    Li, Fanrong
    Li, Gang
    Liu, Zejian
    Mo, Zitao
    Hu, Qinghao
    Liang, Xiaoyao
    Cheng, Jian
    2024 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, HPCA 2024, 2024, : 124 - 138
  • [37] Robust Processing-In-Memory With Multibit ReRAM Using Hessian-Driven Mixed-Precision Computation
    Dash, Saurabh
    Luo, Yandong
    Lu, Anni
    Yu, Shimeng
    Mukhopadhyay, Saibal
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (04) : 1006 - 1019
  • [38] Value-Driven Mixed-Precision Quantization for Patch-Based Inference on Microcontrollers
    Tao, Wei
    He, Shenglin
    Lu, Kai
    Qu, Xiaoyang
    Li, Guokuan
    Wan, Jiguang
    Wang, Jianzong
    Xiao, Jing
    2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
  • [39] moTuner: A Compiler-based Auto-tuning Approach for Mixed-precision Operators
    Mo, Zewei
    Lin, Zejia
    Zhang, Xianwei
    Lu, Yutong
    PROCEEDINGS OF THE 19TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2022 (CF 2022), 2022, : 94 - 102
  • [40] Complementary Digital and Analog Resistive Switching Based on AlOx Monolayer Memristors for Mixed-Precision
    Wang, Chengcheng
    Chen, Bo
    Mei, Junyao
    Tai, Lu
    Qi, Yueran
    Gao, Yuan
    Wu, Jixuan
    Zhan, Xuepeng
    Chen, Jiezhi
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (08) : 4488 - 4492