Robust Processing-In-Memory With Multibit ReRAM Using Hessian-Driven Mixed-Precision Computation

被引:8
|
作者
Dash, Saurabh [1 ]
Luo, Yandong [1 ]
Lu, Anni [1 ]
Yu, Shimeng [1 ]
Mukhopadhyay, Saibal [1 ]
机构
[1] Georgia Inst Technol, Dept Elect & Comp Engn, Atlanta, GA 30332 USA
基金
美国国家科学基金会;
关键词
Sensitivity; Degradation; Computational modeling; Virtual machine monitors; Neural networks; Robustness; Optimization; Deep learning; processing-in-memory (PIM); robustness; variation;
D O I
10.1109/TCAD.2021.3078408
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This article presents an algorithmic approach to design reliable deep neural networks (DNNs) in the presence of stochastic variations in the network parameters induced by process variations in the bit cells in a processing-in-memory (PIM) architecture. We propose and derive a Hessian-based sensitivity metric that can be computed without computing or storing the full Hessian to identify and protect the "important" network parameters while allowing large variations in unprotected parameters. We also show that this metric can be used to aggressively quantize unprotected network parameters in the PIM for improved inference efficiency and compute density. Experiments on modern DNNs like ResNet, MobileNetv2, and DenseNet on CIFAR10 using measured RRAM device data shows the effectiveness of our approach.
引用
收藏
页码:1006 / 1019
页数:14
相关论文
共 6 条
  • [1] PRIME: A Novel Processing-in-memory Architecture for Neural Network Computation in ReRAM-based Main Memory
    Chi, Ping
    Li, Shuangchen
    Xu, Cong
    Zhang, Tao
    Zhao, Jishen
    Liu, Yongpan
    Wang, Yu
    Xie, Yuan
    2016 ACM/IEEE 43RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2016, : 27 - 39
  • [2] Memory-Efficient Mixed-Precision Implementations for Robust Explicit Model Predictive Control
    Salamati, Mahmoud
    Salvia, Rocco
    Darulova, Eva
    Soudjani, Sadegh
    Majumdar, Rupak
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2019, 18 (05)
  • [3] A Dual-Precision and Low-Power CNN Inference Engine Using a Heterogeneous Processing-in-Memory Architecture
    Jung, Sangwoo
    Lee, Jaehyun
    Park, Dahoon
    Lee, Youngjoo
    Yoon, Jong-Hyeok
    Kung, Jaeha
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, : 1 - 14
  • [4] X-PIM: Fast Modeling and Validation Framework for Mixed-Signal Processing-in-Memory Using Compressed Equivalent Model in SystemVerilog
    Jeong, Ingu
    Park, Jun-Eun
    2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
  • [5] DualPIM: A Dual-Precision and Low-Power CNN Inference Engine Using SRAM- and eDRAM-based Processing-in-Memory Arrays
    Jung, Sangwoo
    Lee, Jaehyun
    Noh, Huiseong
    Yoon, Jong-Hyeok
    Kung, Jaeha
    2022 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2022): INTELLIGENT TECHNOLOGY IN THE POST-PANDEMIC ERA, 2022, : 70 - 73
  • [6] A Processing-In-Memory Implementation of SHA-3 Using a Voltage-Gated Spin Hall-Effect Driven MTJ-based Crossbar
    Yang, Chengmo
    Chen, Zeyu
    GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 195 - 200