Transitioning Spiking Neural Network Simulators to Heterogeneous Hardware

被引:3
|
作者
Quang Anh Pham Nguyen [1 ,2 ]
Andelfinger, Philipp [1 ,2 ]
Tan, Wen Jun [1 ,2 ]
Cai, Wentong [2 ]
Knoll, Alois [2 ,3 ,4 ]
机构
[1] TUM Create Ltd, 1 Create Way 10-02 CREATE Tower, Singapore 138602, Singapore
[2] Nanyang Technol Univ, 50 Nanyang Ave, Singapore 639798, Singapore
[3] Tech Univ Munich, Munich, Germany
[4] Univ Munich, Arcisstr 21, D-80333 Munich, Germany
基金
新加坡国家研究基金会;
关键词
Spiking neural network simulators; types of simulation: parallel & heterogeneous; automatic code transformation; DOMAIN-SPECIFIC LANGUAGE; NEURONS; BRAIN;
D O I
10.1145/3422389
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Spiking neural networks (SNN) are among the most computationally intensive types of simulation models, with node counts on the order of up to 10(11). Currently, there is intensive research into hardware platforms suitable to support large-scale SNN simulations, whereas several of the most widely used simulators still rely purely on the execution on CPUs. Enabling the execution of these established simulators on heterogeneous hardware allows new studies to exploit the many-core hardware prevalent in modern supercomputing environments, while still being able to reproduce and compare with results from a vast body of existing literature. In this article, we propose a transition approach for CPU-based SNN simulators to enable the execution on heterogeneous hardware (e.g., CPUs, GPUs, and FPGAs), with only limited modifications to an existing simulator code base and without changes to model code. Our approach relies on manual porting of a small number of core simulator functionalities as found in common SNN simulators, whereas the unmodified model code is analyzed and transformed automatically. We apply our approach to the well-known simulator NEST and make a version executable on heterogeneous hardware available to the community. Our measurements show that at full utilization, a single GPU achieves the performance of about 9 CPU cores. A CPU-GPU co-execution with load balancing is also demonstrated, which shows better performance compared to CPU-only or GPU-only execution. Finally, an analytical performance model is proposed to heuristically determine the optimal parameters to execute the heterogeneous NEST.
引用
收藏
页数:26
相关论文
共 50 条
  • [1] Transitioning Spiking Neural Network Simulators to Heterogeneous Hardware
    Quang Anh Pham Nguyen
    Andelfinger, Philipp
    Cai, Wentong
    Knoll, Alois
    [J]. PROCEEDINGS OF THE 2019 ACM SIGSIM CONFERENCE ON PRINCIPLES OF ADVANCED DISCRETE SIMULATION (SIGSIM-PADS'19), 2019, : 115 - 126
  • [2] Benchmarking the performance of neuromorphic and spiking neural network simulators
    Kulkarni, Shruti R.
    Parsa, Maryam
    Mitchell, J. Parker
    Schuman, Catherine D.
    [J]. NEUROCOMPUTING, 2021, 447 : 145 - 160
  • [3] Function approximation by hardware spiking neural network
    Edris Zaman Farsa
    Soheila Nazari
    Morteza Gholami
    [J]. Journal of Computational Electronics, 2015, 14 : 707 - 716
  • [4] Spiking Neural Network Design for Neuromorphic Hardware
    Balaji, Adarsha
    [J]. 2024 IEEE WORKSHOP ON MICROELECTRONICS AND ELECTRON DEVICES, WMED, 2024, : XVI - XVI
  • [5] A Digital Neuromorphic Hardware for Spiking Neural Network
    Fan, Yuanning
    Zou, Chenglong
    Liu, Kefei
    Kuang, Yisong
    Cui, Xiaoxin
    [J]. 2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
  • [6] Hardware spiking neural network prototyping and application
    Cawley, Seamus
    Morgan, Fearghal
    McGinley, Brian
    Pande, Sandeep
    McDaid, Liam
    Carrillo, Snaider
    Harkin, Jim
    [J]. GENETIC PROGRAMMING AND EVOLVABLE MACHINES, 2011, 12 (03) : 257 - 280
  • [7] Function approximation by hardware spiking neural network
    Farsa, Edris Zaman
    Nazari, Soheila
    Gholami, Morteza
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2015, 14 (03) : 707 - 716
  • [8] Hardware spiking neural network prototyping and application
    Seamus Cawley
    Fearghal Morgan
    Brian McGinley
    Sandeep Pande
    Liam McDaid
    Snaider Carrillo
    Jim Harkin
    [J]. Genetic Programming and Evolvable Machines, 2011, 12 : 257 - 280
  • [9] Conversion of Artificial Neural Network to Spiking Neural Network for Hardware Implementation
    Chen, Yi-Lun
    Lu, Chih-Cheng
    Juang, Kai-Cheung
    Tang, Kea-Tiong
    [J]. 2019 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TW), 2019,
  • [10] Hardware Accelerator Supporting Inhibitory Spiking Neural Network
    Qian, Ping
    Han, Rui
    Xie, Lingdong
    Luo, Wang
    Xu, Huarong
    Li, Songsong
    Zheng, Zhendong
    [J]. Computer Engineering and Applications, 2024, 60 (08) : 338 - 347