Three-dimensional phototransistors in 3D silicon-on-insulator technology

被引：4
|
作者：
Culurciello, E. [1 ]
机构：
[1] Yale Univ, Dept Elect Engn, New Haven, CT 06520 USA
来源：
ELECTRONICS LETTERS | 2007年 / 43卷 / 07期
关键词：
D O I：
10.1049/el:20073502
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Measurement results of phototransistors designed in a three-dimensional (3D) 0.18 pm silicon-on-insulator technology are presented. The phototransistors respond to light intensities of 5-200 000 lux with currents from 50 fA to 2.3 mu A. The novelty of this phototransistor is that its photocurrent is proportional to the square of the incident light intensity. The device measurements reported show that the photodetectors can be used for the design of high-density imaging arrays in three-dimensional SOI CMOS fabrication processes.
引用
收藏
页码：418 / 420
页数：3
相关论文
共 50 条
  • [1] Three-dimensional photodetectors in 3-D silicon-on-insulator technology
    Culurciello, Eugenio
    Weerakoon, Pujitha
    [J]. IEEE ELECTRON DEVICE LETTERS, 2007, 28 (02) : 117 - 119
  • [2] Three-dimensional integration of silicon-on-insulator RF amplifier
    Chen, C. L.
    Chen, C. K.
    Yost, D. -R.
    Knecht, J. M.
    Wyatt, P. W.
    Burns, J. A.
    Warner, K.
    Gouker, P. M.
    Healey, P.
    Wheeler, B.
    Keast, C. L.
    [J]. ELECTRONICS LETTERS, 2008, 44 (12) : 746 - U139
  • [3] Three-Dimensional (3D) Integration Technology
    Ohba, T.
    [J]. CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 1011 - 1016
  • [4] Fabrication and characterization of integrated three-dimensional linear taper on silicon-on-insulator
    Yang, Zhifeng
    Fang, Na
    Wu, Aimin
    Chen, Jing
    Zhang, Miao
    Wang, Xi
    Zou, Shichang
    [J]. OPTICAL ENGINEERING, 2009, 48 (03)
  • [5] SILICON-ON-INSULATOR TECHNOLOGY
    PARTRIDGE, SL
    [J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1986, 133 (03): : 106 - 116
  • [6] A pixel-parallel cellular processor array in a stacked three-layer 3D silicon-on-insulator technology
    Dudek, Piotr
    Lopich, Alexey
    Gruev, Viktor
    [J]. 2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 193 - +
  • [7] Silicon-on-Insulator Technology
    Jean-Pierre Colinge
    Robert W. Bower
    [J]. MRS Bulletin, 1998, 23 : 13 - 15
  • [8] Silicon-on-insulator technology
    Colinge, JP
    Bower, RW
    [J]. MRS BULLETIN, 1998, 23 (12) : 13 - 15
  • [9] SILICON-ON-INSULATOR TECHNOLOGY
    PARTRIDGE, SL
    [J]. IEE PROCEEDINGS-I COMMUNICATIONS SPEECH AND VISION, 1986, 133 (03): : 66 - 76
  • [10] SILICON-ON-INSULATOR TECHNOLOGY
    CHEN, CE
    HARD, R
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (8B) : C456 - C456
12345