Simultaneous subthreshold and gate-oxide tunneling leakage current analysis in nanometer CMOS design

被引：0

作者：

Lee, DW ^{[1
]}

Kwong, W ^{[1
]}

Blaauw, D ^{[1
]}

Sylvester, D ^{[1
]}

机构：

[1] Univ Michigan, Ann Arbor, MI 48109 USA

来源：

4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS | 2003年

关键词：

D O I：

暂无

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

In this paper we develop a fast approach to analyze the total leakage power of a large circuit block, considering both gate leakage, I-gate, and subthreshold leakage, I-sub. The interaction between I-sub and I-gate complicates analysis in arbitrary CMOS topologies. We propose simple and accurate heuristics to quickly estimate the state-dependent total leakage current considering the interaction between I-sub and I-gate. We apply this method to ISCAS benchmark circuits in a projected 100nm technology and demonstrate excellent accuracy compared to SPICE simulation with a 20,000X speedup on average.

引用

页码：287 / 292

页数：6

共 50 条

[41] Steady and transient state analysis of gate leakage current in nanoscale CMOS logic gates
Mohanty, Saraju P.
Kougianos, Elias
PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 210 - +
[42] Scaling CMOS: Finding the gate stack with the lowest leakage current
Kauerauf, T
Govoreanu, B
Degraeve, R
Groeseneken, G
Maes, H
SOLID-STATE ELECTRONICS, 2005, 49 (05) : 695 - 701
[43] Suppression of boron penetration from source/drain-extension to improve gate leakage characteristics and gate-oxide reliability for 65-nm node CMOS and beyond
Hayashi, T
Yamashita, T
Shiga, K
Hayashi, K
Oda, H
Eimori, T
Inuishi, M
Ohji, Y
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B): : 2157 - 2160
[44] Design of a Subthreshold-Supply Bootstrapped CMOS Inverter Based on an Active Leakage-Current Reduction Technique
Ho, Yingchieh
Chang, Chiachi
Su, Chauchin
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (01) : 55 - 59
[45] Comparative Exploration of Gate Count and Leakage Optimized D-Latch in Nanometer CMOS
Bhattacharjee, Pritam
Goud, G. Naveen
Singh, Vipin K.
Yadav, Vijay P.
Mondal, Abir J.
Majumder, Alak
2023 33RD INTERNATIONAL CONFERENCE RADIOELEKTRONIKA, RADIOELEKTRONIKA, 2023,
[46] A novel leakage current separation technique in a direct Tunneling regime gate oxide SONOS memory cell
Chung, SS
Chiang, PY
Chou, G
Huang, CT
Chen, P
Chu, CH
Hsu, CCH
2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 617 - 620
[47] Modeling gate leakage current in nMOS structures due to tunneling through an ultra-thin oxide
Shih, WK
Wang, EX
Jallepalli, S
Leon, F
Maziar, CM
Taschjr, AF
SOLID-STATE ELECTRONICS, 1998, 42 (06) : 997 - 1006
[48] Gate-oxide reliability on CMOS analog amplifiers in a 130-nm low-voltage CMOS processes
Chen, Jung-Sheng
Ker, Ming-Dou
IPFA 2006: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2006, : 45 - +
[49] Capacitance behavior of nanometer FD SOICMOS devices with HfO2 high-K gate dielectric considering gate tunneling leakage current
Kuo, J. B.
Lin, C. H.
2006 25TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2006, : 61 - +
[50] EFFECTS OF GATE TUNNELING CURRENT ON THE STATIC CHARACTERISTICS OF CMOS CIRCUITS
Wu, Tiefeng
Zhang, Heming
Hu, Huiyong
INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2011, 7 (06): : 3229 - 3237

← 1 2 3 4 5 →