Testing Parametric and Catastrophic Faults in Mixed-Signal Integrated Circuits using Wavelets

被引：1
|
作者：
Spyronasios, A. D. [1 ]
Dimopoulos, M. G. [2 ]
Papadopoulos, N. P. [1 ]
Hatzopoulos, A. A. [1 ]
机构：
[1] Aristotle Univ Thessaloniki, Dept Elect & Comp Engn, Thessaloniki, Greece
[2] Alexander Technol Educ Inst Thessaloniki, Dept Elect, Thessaloniki, Greece
来源：
IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010) | 2010年
关键词：
Circuit Testing; Mixed-Signal Integrated Circuit Testing; Wavelets; Mahalanobis Distance; SUPPLY CURRENT TEST; ANALOG;
D O I：
10.1109/ISVLSI.2010.36
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper a test method for testing both parametric and catastrophic faults in analog and mixed signal Integrated Circuits (ICs) is presented. It is based on the wavelet transformation of the measured signal, be it supply current (IPS) or output voltage (VOUT) waveform. The tolerance limit for the good or reference IC is set by statistical processing data obtained from a set of fault-free ICs. In the wavelet analysis, two test metrics one named discrimination factor and one utilizing Mahalanobis distances are introduced. Both metrics rely on wavelet energy computation. Results from the application of the proposed method in testing known analog and mixed signal IC benchmarks are presented showing the effectiveness of the proposed testing scheme.
引用
收藏
页码：232 / 237
页数：6
相关论文
共 50 条
  • [41] Making complex mixed-signal telecommunication integrated circuits testable
    IEEE Commun Mag, 6 (90-96):
  • [42] Test and design-for-test of mixed-signal integrated circuits
    Lubaszewski, M
    Huertas, JL
    INFORMATION TECHNOLOGY: SELECTED TUTORIALS, 2004, 157 : 183 - 212
  • [43] Low cost test architecture for mixed-signal integrated circuits
    da Silva, Julio L., Jr.
    Camargo, Emerson
    Foster, Douglas
    Coelho, Sandro T.
    de Oliveira, Antonio G.
    Olmos, Alfredo
    Lubaszewski, Marcelo
    2014 19TH INTERNATIONAL MIXED-SIGNALS, SENSORS AND SYSTEMS TEST WORKSHOP (IMS3TW), 2014,
  • [44] Estimation and suppression of substrate noise in mixed-signal integrated circuits
    Kumar, G
    Proceedings of the IEEE INDICON 2004, 2004, : 542 - 545
  • [45] Digital and mixed-signal integrated circuits for an RFID telemetry system
    Isert, Christopher A.
    Mccoy, Michael C.
    Jackson, Douglas
    Naber, John
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 963 - 966
  • [46] Programmable mixed-signal circuits
    Tappertzhofen, S.
    SN APPLIED SCIENCES, 2023, 5 (12):
  • [47] MIXED-SIGNAL TESTING
    LOWE, L
    EE-EVALUATION ENGINEERING, 1994, 33 (07): : 12 - 12
  • [48] Fault modeling and fault sampling for isolating faults in analog and mixed-signal circuits
    Chakrabarti, Sudip
    Chatterjee, Abhijit
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 2
  • [49] Fault modeling and fault sampling for isolating faults in analog and mixed-signal circuits
    Chakrabarti, S
    Chatterjee, A
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 444 - 447
  • [50] Automatic Test Signal Generation for Mixed-Signal Integrated Circuits using Circuit Partitioning and Interval Analysis
    Coyette, Anthony
    Esen, Baris
    Dobbelaere, Wim
    Vanhooren, Ronny
    Gielen, Georges
    PROCEEDINGS 2016 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2016,
12345