Advanced Vertical Interconnect Technology with High Density Interconnect and Conductive Paste

被引:0
|
作者
Tsunoda, Tsuyoshi [1 ]
Kasai, Ryouhei [1 ]
Yuki, Shozo [1 ]
Ota, Naoki [1 ]
Sawada, Keisuke [1 ]
Yamamoto, Yuichi [1 ]
Fukuoka, Yoshitaka
Sagara, Shuji [1 ]
机构
[1] Dai Nippon Printing Co Ltd, Elect Syst Ctr, Fujimino, Saitama 3568507, Japan
关键词
Interconnectionsin Substrate; Sintered conductive paste-vias; Low transmission signal losses;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Advanced vertical interconnect technology that combines traditional HDI (high density interconnect) structures feature micro-vias and conductive paste-vias was developed to fabricate multilayer printed circuit board, such as ultra-multilayer printed circuit board like probe card or IC testing board, having excellent electrical performance, mechanical reliability and mass productivity at reasonable cost. This advanced multilayer printed circuit board constituted of high elastic modulus thermosetting dielectric composition with interstitial via holes (IVH) and/or Cu micro-vias (HDI), besides sintered conductive paste-vias buried in low elastic modulus thermosetting dielectric composition. The latter composition will properly act as mechanical buffering layer of vertical interconnection between upper and lower multilayer boards. This paper discuss about manufacturing process factor, that is pre-curing temperature, affecting the optimum electrical performance at the interface of HDI Cu lands and conductive paste with interposing low elastic modulus dielectric material in the first place. In the second place, analysis of observations for the micro structure and sintering condition at the interface of conductive paste and HDI Cu land by using SEM and energy dispersive X-ray spectrometry (EDX). In addition, mechanical reliabilities, estimated by using structural analysis method and signal transmission properties by way of this buried conductive paste using frequency and time-domain simulation analyses were discussed.. From these results, this advanced vertical interconnect technology with sintered conductive paste and low elastic dielectric has sufficient mechanical reliability and electrical property for passing high-speed signal up to 15 Gbps.
引用
收藏
页码:50 / 54
页数:5
相关论文
共 50 条
  • [1] Advanced interconnect technology
    Meindl, JD
    ICM 2000: PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2000, : 3 - 3
  • [2] HIGH-DENSITY INTERCONNECT FOR ADVANCED PACKAGING
    ADAMS, AC
    BENTSON, RS
    BERTRAM, WJ
    LEVINSTEIN, HJ
    MCKNIGHT, WQ
    RUBIN, JJ
    TERHAAR, BA
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (03) : C120 - C120
  • [4] A PRECISION VERTICAL INTERCONNECT TECHNOLOGY
    GREENSTEIN, M
    MATTA, F
    IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1991, 14 (03): : 445 - 451
  • [5] Advanced High Density Interconnect Materials and Techniques
    Wei, J.
    Nai, S. M. L.
    Ang, X. F.
    Yung, K. P.
    2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 1203 - 1210
  • [6] Process technology - Advanced interconnect technology
    Luce, S.
    Barth, H.-J.
    Technical Digest - International Electron Devices Meeting, 2000,
  • [7] HIGH-DENSITY MULTICHIP INTERCONNECT FOR ADVANCED PACKAGING
    RECHE, JJH
    PROCEEDING OF THE TECHNICAL PROGRAM OF NEPCON WEST 89, VOLS 1 AND 2, 1989, : 1308 - 1318
  • [8] HIGH-DENSITY INTERCONNECT FOR ADVANCED VLSI PACKAGING
    ADAMS, AC
    BENTSON, RS
    BERTRAM, WJ
    LEVINSTEIN, HJ
    MCKNIGHT, WQ
    RUBIN, JJ
    TERHAAR, BA
    JOURNAL OF METALS, 1987, 39 (07): : A23 - A23
  • [9] High density, low cost packaging and interconnect technology
    Garrou, P
    2ND 1998 IEMT/IMC SYMPOSIUM, 1998, : 10 - 17
  • [10] High density interconnect substrates and device packaging using conductive composites
    Gandhi, P
    Gallagher, C
    Matijasevic, G
    DESIGN AND MANUFACTURING OF WDM DEVICES, 1998, 3234 : 108 - 116