Integration of high-performance ASICs into reconfigurable systems providing additional multimedia functionality

被引:2
|
作者
Blume, H [1 ]
Blüthgen, HM [1 ]
Henning, C [1 ]
Osterloh, P [1 ]
机构
[1] Rhein Westfal TH Aachen, Chair Elect Engn & Comp Syst, D-52056 Aachen, Germany
关键词
D O I
10.1109/ASAP.2000.862379
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The computational power of many future multimedia applications is beyond the capabilities of today's multimedia systems. Therefore, the integration of additional high-performance multimedia components is most decisive. This paper presents the integration of multimedia components into computer systems using reconfigurable coprocessor boards. The goal of these reconfigurable platforms which can be adapted to several applications and which include digital signal processors, controlling and memory devices as well as dedicated multimedia ASICs is worked out. On the way to such a platform four ASICs for image and text processing are presented The integration of these components into a computing system using a CardBus-based coprocessor board is shown.
引用
收藏
页码:66 / 75
页数:10
相关论文
共 50 条
  • [1] Embedding of Dedicated High-Performance ASICs into Reconfigurable Systems Providing Additional Multimedia Functionality
    H. Blume
    H.-M. Blüthgen
    C. Henning
    P. Osterloh
    T.G. Noll
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2002, 31 : 117 - 126
  • [2] Embedding of dedicated high-performance ASICs into reconfigurable systems providing additional multimedia functionality
    Blume, H
    Blüthgen, HM
    Henning, C
    Osterloh, P
    Noll, TG
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2002, 31 (02): : 117 - 126
  • [3] Software development for high-performance, reconfigurable, embedded multimedia systems
    La Rosa, A
    Lavagno, L
    Passerone, C
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (01): : 28 - 38
  • [4] High-Performance Reconfigurable Computer Systems
    Dordopulo, Alexey
    Kalyaev, Igor
    Levin, Ilya
    Slasten, Liubov
    [J]. PARALLEL COMPUTING TECHNOLOGIES, 2011, 6873 : 272 - 283
  • [5] A HIGH-PERFORMANCE RECONFIGURABLE LINE MEMORY MACROCELL FOR VIDEO SIGNAL-PROCESSING ASICS
    MATSUMURA, T
    YOSHIMOTO, M
    MAEDA, A
    HORIBA, Y
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (11): : 3787 - 3795
  • [6] Design planning for high-performance ASICs
    Sayah, JY
    Gupta, R
    Sherlekar, DD
    Honsinger, PS
    Apte, JM
    Bollinger, SW
    Chen, HH
    DasGupta, S
    Hsieh, EP
    Huber, AD
    Hughes, EJ
    Kurzum, ZM
    Rao, VB
    Tabtieng, T
    Valijan, V
    Yang, DY
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1996, 40 (04) : 431 - 452
  • [7] High-Performance Reconfigurable Computer Systems with Immersion Cooling
    Levin, Ilya
    Dordopulo, Alexey
    Fedorov, Alexander
    Doronchenko, Yuriy
    [J]. PARALLEL COMPUTATIONAL TECHNOLOGIES, PCT 2018, 2018, 910 : 62 - 76
  • [8] NCBI BLASTP on High-Performance Reconfigurable Computing Systems
    Mahram, Atabak
    Herbordt, Martin C.
    [J]. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2015, 7 (04)
  • [9] BUILDING A VERIFICATION SYSTEM FOR HIGH-PERFORMANCE ASICS
    GRAYDON, J
    [J]. VLSI SYSTEMS DESIGN, 1988, 9 (02): : 64 - 67
  • [10] HIGH-PERFORMANCE CLOCK DISTRIBUTION FOR CMOS ASICS
    BOON, S
    BUTLER, S
    BYRNE, R
    SETERING, B
    CASALANDA, M
    SCHERF, A
    [J]. PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 419 - 423