A 600 MSPS 8-bit folding ADC in 0.18μm CMOS

被引：8

作者：

Wang, ZY ^{[1
]}

Pan, H ^{[1
]}

Chang, CM ^{[1
]}

Yu, HR ^{[1
]}

Chang, MF ^{[1
]}

机构：

[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90024 USA

来源：

2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2004年

关键词：

A/D converter; distributed track-and-holds; capacitive averaging; folding and interpolation;

D O I：

10.1109/VLSIC.2004.1346638

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

An 8-bit folding A/D converter (ADC) achieves signal-to-noise plus distortion ratio (SNDR) of 40 dB at 600 MSample/s (MSPS) for input signals up to 200 MHz in standard 0.18-mum CMOs. Distributed T/Hs at outputs of the first-stage pre-amplifiers are employed instead of a dedicated front-end T/H. Lateral capacitors are inserted between adjacent T/H outputs to average the random mismatches in charge injection and clock skew among the distributed T/Hs. The ADC consumes 0.5-mm(2) effective chip area and dissipates 207mW from a 1.8V supply.

引用

页码：424 / 427

页数：4

共 50 条

[41] A 5GS/s 8-bit ADC with Self-Calibration in 0.18 μm SiGe BiCMOS Technology
Wang, Dong
Luan, Jian
Guo, Xuan
Zhou, Lei
Wu, Danyu
Liu, Huasen
Ding, Hao
Wu, Jin
Liu, Xinyu
ELECTRONICS, 2019, 8 (02):
[42] 8-bit low-power ADC array for CMOS image sensors
Tanner, Steve
Heubi, Alexandre
Ansorge, Michael
Pellandini, Fausto
Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, 1998, 1 : 147 - 150
[43] A 5 MSps 13.25 μW 8-bit SAR ADC with single-ended or differential input
Rabuske, Taimur Gibran
Rodrigues, Cesar Ramos
Nooshabadi, Saeid
MICROELECTRONICS JOURNAL, 2012, 43 (10) : 680 - 686
[44] An 8-bit 208 MS/s SAR ADC in 65 nm CMOS
Zhangming Zhu
Qiyu Wang
Yu Xiao
Xiaoli Song
Yintang Yang
Analog Integrated Circuits and Signal Processing, 2013, 76 : 129 - 137
[45] An 8-bit 208 MS/s SAR ADC in 65 nm CMOS
Zhu, Zhangming
Wang, Qiyu
Xiao, Yu
Song, Xiaoli
Yang, Yintang
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 76 (01) : 129 - 137
[46] Design of a 1.8V 8-bit 500MSPS folding-interpolation CMOS A/D converter with a folder averaging technique
Lee, Dongjin
Song, Jaewon
Shin, Jongha
Hwang, Sanghoon
Song, Minkyu
Wysocki, Tad
2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 356 - +
[47] An 8 bit, 150 MS/s folding and interpolating ADC in 0.25μm CMOS with resistive averaging
Ahmadi, HR
Shoaei, O
Azizi, MY
SCS 2003: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2003, : 373 - 376
[48] An 8-Bit Current-Mode Folding ADC with Optimized Active Averaging Network
Azin, M.
Bakhtiar, M. Sharif
SCIENTIA IRANICA, 2008, 15 (02) : 151 - 159
[49] A 200-MSPS 6-bit flash ADC in 0.6-μm CMOS
Dalton, D
Spalding, GJ
Reyhani, H
Murphy, T
Deevy, K
Walsh, M
Griffin, P
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (11): : 1433 - 1444
[50] A 1-V, 8-bit successive approximation ADC in standard CMOS process
Mortezapour, S
Lee, EKF
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (04) : 642 - 646

← 1 2 3 4 5 →