A direct-conversion RF front-end in a 65-nm CMOS

被引：1
|
作者：
Kaukovuori, J. [1 ]
Ryynanen, J. [1 ]
Halonen, K. A. I. [1 ]
机构：
[1] Aalto Univ, Elect Circuit Design Lab, POB 3000, FIN-02015 Helsinki, Finland
来源：
24TH NORCHIP CONFERENCE, PROCEEDINGS | 2006年
关键词：
D O I：
10.1109/NORCHP.2006.329218
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A 2.4-GHz direct-conversion RF front-end designed in a 65-nm CMOS process is described in this paper. The front-end includes an LNA, folded quadrature mixers, a local oscillator (LO) divider, and LO buffers. The front-end consumes 29.3 mA from a 1.2-V power supply and according to simulations it achieves 39-dB voltage gain, 1.5-dB minimum spot noise figure, and -17-dBm IIP3.
引用
收藏
页码：235 / +
页数：2
相关论文
共 50 条
  • [41] Design of a High Performance 2-GHz Direct-Conversion Front-End With a Single-Ended RF Input in 0.13 μm CMOS
    Feng, Yiping
    Takemura, Gaku
    Kawaguchi, Shunji
    Kinget, Peter
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (05) : 1380 - 1390
  • [42] A 1.25V direct-conversion CMOS transmitter front-end for 900mhz ZigBee applications
    Yang, MS
    Oh, SM
    Lee, SG
    Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 1220 - 1222
  • [43] Low-Power, Low-Cost CMOS Direct-Conversion Receiver Front-End for Multistandard Applications
    Kim, Jusung
    Silva-Martinez, Jose
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (09) : 2090 - 2103
  • [44] A direct-conversion W-CDMA front-end SiGe receiver chip
    Lie, DYC
    Kennedy, J
    Livezey, D
    Yang, B
    Robinson, T
    Sornin, N
    Beukema, T
    Larson, LE
    Senior, A
    Saint, C
    Blonski, J
    Swanberg, N
    Pawlowski, P
    Gonya, D
    Yuan, X
    Zamat, H
    2002 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2002, : 31 - 34
  • [45] An 8-Channel Chopper-Stabilized Analog Front-End Amplifier for EEG Acquisition in 65-nm CMOS
    Wu, Chung-Yu
    Ho, Chia-Shiung
    2015 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2015, : 293 - 296
  • [46] A 65nm CMOS Dual-Band RF Receiver Front-End for DVB-H
    Shih, Yi-Shing
    Kuo, Ming-Ching
    2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 83 - 86
  • [47] RF Characterization of Schottky Diodes in 65-nm CMOS
    Matters-Kammerer, Marion K.
    Tripodi, L.
    van Langevelde, R.
    Cumana, J.
    Jansen, Rolf H.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (05) : 1063 - 1068
  • [48] A Low Power RF CMOS Direct-Conversion Transmitter Using High Conversion Gain Front end for IEEE 802.15.4 Standard
    Seo, Changwon
    Cho, Hanjin
    Baik, Seyoung
    Kim, Jinyong
    Jin, Ho Jeong
    Cho, Choon Sik
    2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2015, : 21 - 22
  • [49] A Digitally-Calibrated 20-Gb/s 60-GHz Direct-Conversion Transceiver in 65-nm CMOS
    Kawai, Seitaro
    Minami, Ryo
    Tsukui, Yuki
    Takeuchi, Yasuaki
    Asada, Hiroki
    Musa, Ahmed
    Murakami, Rui
    Sato, Takahiro
    Bu, Qinghong
    Li, Ning
    Miyahara, Masaya
    Okada, Kenichi
    Matsuzawa, Akira
    2013 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2013, : 137 - 140
  • [50] Design of Low-Power Direct-Conversion RF Front-End With a Double Balanced Current-Driven Subharmonic Mixer in 0.13 μm CMOS
    Mohamed, Sherif Ahmed Saleh
    Manoli, Yiannos
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (05) : 1322 - 1330
12345