共 50 条
- [31] 14 nm Chip Package Interaction Development with Cu Pillar Bump Flip Chip Package [J]. 2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 30 - 34
- [32] Failure Mechanisms of Boards in a Thin Wafer Level Chip Scale Package [J]. PROCEEDINGS OF THE 2017 SIXTEENTH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS ITHERM 2017, 2017, : 1099 - 1105
- [34] The Study of Warpage of an Embedded Substrate of the Flip Chip Chip Size Package [J]. 2019 IEEE CPMT SYMPOSIUM JAPAN (ICSJ), 2019, : 201 - 203
- [35] Effect of aluminum trace dimension on electro-migration failure in flip-chip package [J]. INTERNATIONAL JOURNAL OF MODERN PHYSICS B, 2017, 31 (07):
- [36] Thermal cycle failure of SnPb soldered joints for flip chip package and effects of underfill material [J]. 2001, Science Press (22):
- [37] Failure analysis process flow and common failure mechanisms in flip-chip packaged devices [J]. ISTFA 2000: PROCEEDINGS OF THE 26TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2000, : 107 - 115
- [39] Low Cost Flip Chip (LCFC): An Innovative Approach for Breakthrough Reduction in Flip Chip Package Cost [J]. 2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1 - 9
- [40] Innovative Flip Chip Package Solutions for Automotive Applications [J]. 2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 1432 - 1436