Scan latch design for delay test

被引：16
|
作者：
Savir, J [1 ]
机构：
[1] New Jersey Inst Technol, ECE Dept, Newark, NJ 07102 USA
来源：
ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY | 1997年
关键词：
LSSD; SRL; BIST; LFSR; MISR; delay test;
D O I：
10.1109/TEST.1997.639650
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes three new designs of a shift register latch that lend themselves to distributed self-test and delay test. The advantages of these new SRLs are faster application of test vectors, higher DC and AC fault coverages, with low performance impact. Operation, cost, and other attributes are studied in detail. Results of adopting one of the new SRLs are reported on three pilot chips.
引用
收藏
页码：446 / 453
页数：8
相关论文
共 50 条
  • [1] Scan latch design for test applications
    Sheth, AM
    Savir, J
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2004, 20 (02): : 213 - 216
  • [2] Scan Latch Design for Test Applications
    Amit M. Sheth
    Jacob Savir
    Journal of Electronic Testing, 2004, 20 : 213 - 216
  • [3] STAHL: A Novel Scan-Test-Aware Hardened Latch Design
    Ma, Ruijun
    Holst, Stefan
    Wen, Xiaoqing
    Yan, Aibin
    Xu, Hui
    2019 IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2019,
  • [4] Design and test of latch-based circuits to maximize performance, yield, and delay test quality
    Chung, Kun Young
    Gupta, Sandeep K.
    INTERNATIONAL TEST CONFERENCE 2010, 2010,
  • [5] Highly Defect Detectable and SEU-Resilient Robust Scan-Test-Aware Latch Design
    Ma, Ruijun
    Holst, Stefan
    Xu, Hui
    Wen, Xiaoqing
    Wang, Senling
    Li, Jiuqi
    Yan, Aibin
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2025, 33 (02) : 449 - 461
  • [6] Single-clock, single-latch, scan design
    Sheth, AM
    Savir, J
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2003, 52 (05) : 1455 - 1457
  • [7] Single-clock, single-latch, scan design
    Sheth, AM
    Savir, J
    IMTC 2002: PROCEEDINGS OF THE 19TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1 & 2, 2002, : 613 - 615
  • [8] Limitation of structural scan delay test
    Mak, TM
    14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 471 - 471
  • [9] Soft error hardened latch scheme for enhanced scan based delay fault testing
    Ikedai, Takashi
    Namba, Kazuteru
    Ito, Hideo
    DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2007, : 282 - 290
  • [10] LATCH SIMULATOR MODEL FOR LEVEL-SENSITIVE SCAN DESIGN.
    Anon
    IBM technical disclosure bulletin, 1985, 27 (11): : 6474 - 6475
12345