Full-Chip Power Density and Thermal Map Characterization for Commercial Microprocessors Under Heat Sink Cooling

被引:8
|
作者
Zhang, Jinwei [1 ]
Sadiqbatcha, Sheriff [1 ]
O'Dea, Michael [1 ]
Amrouch, Hussam [2 ]
Tan, Sheldon X-D [1 ]
机构
[1] Univ Calif Riverside, Dept Elect & Comp Engn, Riverside, CA 92521 USA
[2] Univ Stuttgart, Inst Comp Architecture & Engn, D-70049 Stuttgart, Germany
基金
美国国家科学基金会;
关键词
Cooling; finite element-based method (FEM) simulation; post-silicon; processor power estimation; sensor location; temperature estimation;
D O I
10.1109/TCAD.2021.3088081
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this article, we address the problem of accurate full-chip power and thermal map estimation for commercial off-the-shelf multicore processors. Processors operating with heat sink cooling remains a challenging problem due to the difficulty in direct measurement. We first propose an accurate full-chip steady-state power density map estimation method for commercial multicore microprocessors. The new method consists of a few steps. First, 2-D spatial Laplace operation is performed on the measured thermal maps (images) without heat sink to obtain the so-called raw power maps. Then, a novel scheme is developed to generate the true power density maps from the raw power density maps. The new approach is based on thermal measurements of the processor with back-side cooling using an advanced infrared (IR) thermal imaging system. FEM thermal model constructed in COMSOL Multiphysics is used to validate the estimated power density maps and thermal conductivity. Later, this work creates a high-fidelity FEM thermal model with heat sink and reconstructs the full-chip thermal maps while the heat sink is on. Ensuring that power maps are similar under back cooling and heat sink cooling settings, the reconstructed thermal maps are verified by the matching between the on-chip thermal sensor readings and the corresponding elements of thermal maps. Experiments on an Intel i7-8650U 4-core processor with back cooling shows 96% similarity (2-D correlation) between the measured thermal maps and the thermal maps reconstructed from the estimated power maps, with 1.3 degrees C average absolute error. Under heat sink cooling, the average absolute error is 2.2 degrees C over a 56 degrees C temperature range and about 3.9% error between the computed and the real thermal maps at the sensor locations. Furthermore, the proposed power map estimation method achieves higher resolution and at least 100x speedup than a recently proposed state-of-art Blind Power Identification method.
引用
收藏
页码:1453 / 1466
页数:14
相关论文
共 50 条
  • [31] THERMAL ANALYSIS AND OPTIMIZATION OF HIGH-POWER BEAM DEPOSITION TARGET COOLING HEAT SINK FOR ACCELERATOR RADIOISOTOPES APPLICATION
    Li, Chengzhan
    Wang, Tao
    Guo, Cong
    Jiang, Yuyan
    Tan, Sicong
    Guo, Chaohong
    HEAT TRANSFER RESEARCH, 2021, 52 (18) : 39 - 56
  • [32] Empirical optimization of high density plate-fin heat sink for constant pumping power in low profile cooling application
    Yazawa, Kazuaki
    Yoshida, Tatsuro
    Nakagawa, Shinji
    Ishizuka, Masaru
    ADVANCES IN ELECTRONIC PACKAGING 2005, PTS A-C, 2005, : 129 - 135
  • [33] Investigation on the thermal and hydrodynamic performances of a micro-pin fin array heat sink for cooling a multi-chip printed circuit board
    Wang, Zuyuan
    Zheng, Shichen
    Xu, Shanglong
    Dai, Yalong
    APPLIED THERMAL ENGINEERING, 2024, 239
  • [34] High heat flux cooling solutions for thermal management of high power density Gallium Nitride HEMT
    Bhunia, A
    Boutros, K
    Chen, CL
    ITHERM 2004, VOL 2, 2004, : 75 - 81
  • [35] Analysis model for thermal resistance of double-sided cooling power module with pin–fin heat sink used in xEVs
    Seongmoo Cho
    Sang Won Yoon
    Journal of Power Electronics, 2023, 23 : 1880 - 1887
  • [36] Development and characterization of large silicon microchannel heat sink packages for thermal management of high power microelectronics modules
    Zhang, Hengyun
    Zhang, Qingxin
    Chong, Ser-Choong
    Pinjala, Damaruganath
    Liu, Xiaoping
    Chan, Poh-Keong
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 1018 - +
  • [37] Optimized Thermal Management From a Chip to a Heat Sink for High-Power GaN-Based Light-Emitting Diodes
    Horng, Ray-Hua
    Hong, Jhih-Sin
    Tsai, Yu-Li
    Wuu, Dong-Sing
    Chen, Chih-Ming
    Chen, Chia-Ju
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (09) : 2203 - 2207
  • [38] Analysis model for thermal resistance of double-sided cooling power module with pin-fin heat sink used in xEVs
    Cho, Seongmoo
    Yoon, Sang Won
    JOURNAL OF POWER ELECTRONICS, 2023, 23 (12) : 1880 - 1887
  • [39] Pumping power and heating area dependence of thermal resistance for a large-scale microchannel heat sink under extremely high heat flux
    Bo Sun
    Huiru Wang
    Zhongshan Shi
    Ji Li
    Heat and Mass Transfer, 2022, 58 : 195 - 208
  • [40] Pumping power and heating area dependence of thermal resistance for a large-scale microchannel heat sink under extremely high heat flux
    Sun, Bo
    Wang, Huiru
    Shi, Zhongshan
    Li, Ji
    HEAT AND MASS TRANSFER, 2022, 58 (02) : 195 - 208