Full-Chip Power Density and Thermal Map Characterization for Commercial Microprocessors Under Heat Sink Cooling

被引:8
|
作者
Zhang, Jinwei [1 ]
Sadiqbatcha, Sheriff [1 ]
O'Dea, Michael [1 ]
Amrouch, Hussam [2 ]
Tan, Sheldon X-D [1 ]
机构
[1] Univ Calif Riverside, Dept Elect & Comp Engn, Riverside, CA 92521 USA
[2] Univ Stuttgart, Inst Comp Architecture & Engn, D-70049 Stuttgart, Germany
基金
美国国家科学基金会;
关键词
Cooling; finite element-based method (FEM) simulation; post-silicon; processor power estimation; sensor location; temperature estimation;
D O I
10.1109/TCAD.2021.3088081
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this article, we address the problem of accurate full-chip power and thermal map estimation for commercial off-the-shelf multicore processors. Processors operating with heat sink cooling remains a challenging problem due to the difficulty in direct measurement. We first propose an accurate full-chip steady-state power density map estimation method for commercial multicore microprocessors. The new method consists of a few steps. First, 2-D spatial Laplace operation is performed on the measured thermal maps (images) without heat sink to obtain the so-called raw power maps. Then, a novel scheme is developed to generate the true power density maps from the raw power density maps. The new approach is based on thermal measurements of the processor with back-side cooling using an advanced infrared (IR) thermal imaging system. FEM thermal model constructed in COMSOL Multiphysics is used to validate the estimated power density maps and thermal conductivity. Later, this work creates a high-fidelity FEM thermal model with heat sink and reconstructs the full-chip thermal maps while the heat sink is on. Ensuring that power maps are similar under back cooling and heat sink cooling settings, the reconstructed thermal maps are verified by the matching between the on-chip thermal sensor readings and the corresponding elements of thermal maps. Experiments on an Intel i7-8650U 4-core processor with back cooling shows 96% similarity (2-D correlation) between the measured thermal maps and the thermal maps reconstructed from the estimated power maps, with 1.3 degrees C average absolute error. Under heat sink cooling, the average absolute error is 2.2 degrees C over a 56 degrees C temperature range and about 3.9% error between the computed and the real thermal maps at the sensor locations. Furthermore, the proposed power map estimation method achieves higher resolution and at least 100x speedup than a recently proposed state-of-art Blind Power Identification method.
引用
收藏
页码:1453 / 1466
页数:14
相关论文
共 50 条
  • [11] A statistical framework for estimation of full-chip leakage-power distribution under parameter variations
    Dadgour, Hamed F.
    Lin, Sheng-Chih
    Banerjee, Kaustav
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (11) : 2930 - 2945
  • [12] Under-FET Thermal Sensor Enabling Smart Full-Chip Run-Time Thermal Management
    Li, Cheng
    Chen, Qi
    Zhang, Feilong
    Di, Mengfu
    Pan, Zijin
    Lu, Fei
    Wang, Albert
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2020, 8 : 1242 - 1248
  • [13] Full-chip Thermal Analysis of 3D ICs with Liquid Cooling by GPU-Accelerated GMRES Method
    Liu, Xue-Xin
    Liu, Zao
    Tan, Sheldon X. -D.
    Gordon, Joseph
    2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 123 - 128
  • [14] Numerical simulation of heat sink cooling in the mainboard chip of a computer with temperature dependent thermal conductivity
    Zaretabar, Mohsen
    Asadian, Hassan
    Ganji, D. D.
    APPLIED THERMAL ENGINEERING, 2018, 130 : 1450 - 1459
  • [15] Thermal assessment of cooling system incorporating heat sink and embedded heat pipes for testing high power microelectronics
    Chiriac, Victor Adrian
    Lee, Tien-Yu Tom
    Proceedings of the ASME Heat Transfer Division 2005, Vol 1, 2005, 376-1 : 767 - 774
  • [16] Improved thermal design of fin heat sink for high-power LED lamp cooling
    Huang, Yicang
    Shen, Shengnan
    Li, Hui
    Gu, Yunjie
    2016 17TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2016, : 1069 - 1074
  • [17] A chip-scale cooling scheme with integrated heat sink and thermal-fluidic I/O interconnects
    Dang, Bing
    Joseph, Paul J.
    Wei, Xiaojin
    Bakir, Muhannad S.
    Kohl, Paul A.
    Joshi, Yogendra K.
    Meindl, James D.
    ADVANCES IN ELECTRONIC PACKAGING 2005, PTS A-C, 2005, : 605 - 610
  • [18] Flow and Thermal Performance of a Water-Cooled Periodic Transversal Elliptical Microchannel Heat Sink for Chip Cooling
    Wei, Bo
    Yang, Mo
    Wang, Zhiyun
    Xu, Hongtao
    Zhang, Yuwen
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2015, 15 (04) : 3061 - 3066
  • [19] Analysis of Flow and Thermal Performance of a Water-Cooled Transversal Wavy Microchannel Heat Sink for Chip Cooling
    Xie, Gongnan
    Liu, Jian
    Zhang, Weihong
    Sunden, Bengt
    JOURNAL OF ELECTRONIC PACKAGING, 2012, 134 (04)
  • [20] A chip-scale cooling scheme with integrated heat sink and thermal-fluidic I/O interconnects
    Dang, Bing
    Joseph, Paul J.
    Wei, Xiaojin
    Bakir, Muhannad S.
    Kohl, Paul A.
    Joshi, Yogendra K.
    Meindl, James D.
    HT2005: PROCEEDINGS OF THE ASME SUMMER HEAT TRANSFER CONFERENCE 2005, VOL 2, 2005, : 989 - 994