Silicide and Shallow Trench Isolation line width dependent stress induced junction leakage

被引:25
|
作者
Steegen, A
Lauwers, A
de Potter, M
Badenes, G
Rooyackers, R
Maex, K
机构
[1] IMEC, B-3001 Heverlee, Belgium
[2] Katholieke Univ Leuven, EE Dept, Louvain, Belgium
关键词
D O I
10.1109/VLSIT.2000.852817
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
For the first time, the influence of the mechanical stress, induced by silicidation of active areas in combination with stress from the Shallow Trench Isolation (STI), on the leakage current of n+/p and p+/n junctions has been studied. When scaling down the width of the diode structure from 2 mu m to 0.25 mu m, the anisotropic compressive stress In the junction area increases drastically. These experiments prove that regardless the contributions of the area and the perimeter to the total leakage current of this type of diode structure (approximate to 20%), 80% of the total leakage current of this diode structure can be attributed to stress and that this part of the leakage current increases with almost a factor of two when reducing the junction width from 2 mu m to 0.25 mu m. Therefore, in order to keep the diode leakage variation as low as possible when further down scaling the junction and the trench dimensions, the formation of a low stress silicide in combination with a low stress isolation technology is essential.
引用
收藏
页码:180 / 181
页数:2
相关论文
共 50 条
  • [1] Stress-induced leakage currents of CMOS ULSI devices with shallow trench isolation
    Sundaresan, R
    Hing, GC
    Peidous, IV
    MICROELECTRONIC DEVICE TECHNOLOGY III, 1999, 3881 : 224 - 233
  • [2] Modeling of stress and narrow-width effects in shallow trench isolation
    Borges, Ricardo
    SOLID STATE TECHNOLOGY, 2010, 53 (02) : 19 - +
  • [3] Influence of high selectivity slurry in shallow trench isolation CMP on junction leakage characteristics
    Yoon, IY
    Jeong, JY
    Park, YB
    Lee, DW
    Ryu, HH
    Lee, WG
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2002, 5 (04) : G19 - G21
  • [4] Stress induced defects and transistor leakage for shallow trench isolated SOI
    Sleight, JW
    Lin, C
    Grula, GJ
    IEEE ELECTRON DEVICE LETTERS, 1999, 20 (05) : 248 - 250
  • [5] Electrical Analysis of Mechanical Stress Induced by Shallow Trench Isolation
    Jiang, Yanfeng
    Ju, Jiaxin
    2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 1155 - 1158
  • [6] Electrical analysis of mechanical stress induced by shallow trench isolation
    Gallon, C
    Reimbold, G
    Ghibaudo, G
    Bianchi, RA
    Gwoziecki, R
    Raynaud, C
    ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 359 - 362
  • [7] Channel width dependence of mechanical stress effects induced by shallow trench isolation on device performance of nanoscale nMOSFETs
    Lee, Seonhaeng
    Kim, Dongwoo
    Kim, Cheolgyu
    Lee, Chiho
    Park, Jeongsoo
    Kang, Bongkoo
    MICROELECTRONICS RELIABILITY, 2012, 52 (9-10) : 1949 - 1952
  • [8] Effect of liner oxide densification on stress-induced leakage current characteristics in shallow trench isolation processing
    Park, JH
    Shin, SW
    Park, SW
    Kong, YT
    Kim, DJ
    Suh, MS
    Lee, SC
    Kwak, NY
    Dong, CD
    Kim, DW
    Lee, GI
    Kwon, OJ
    Yang, HS
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2003, 150 (07) : G359 - G364
  • [9] Effect of shallow trench isolation induced stress on CMOS transistor mismatch
    Tan, PBY
    Kordesch, AV
    Sidek, O
    2004 IEEE International Conference on Semiconductor Electronics, Proceedings, 2004, : 189 - 192
  • [10] Hot carrier degradation for narrow width MOSFET with shallow trench isolation
    Lee, WS
    Hwang, HS
    MICROELECTRONICS RELIABILITY, 2000, 40 (01) : 49 - 56