共 50 条
- [24] Evaluation of design options for the trace cache fetch mechanism IEEE Trans Comput, 2 (193-204):
- [25] Design and performance evaluation of an adaptive cache coherence protocol 1998 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, PROCEEDINGS, 1998, : 33 - 40
- [26] Design and performance evaluation of an adaptive parity cache technique 18TH INTERNATIONAL CONFERENCE ON SYSTEMS ENGINEERING, PROCEEDINGS, 2005, : 58 - 63
- [27] The design and evaluation of a buffer algorithm for database machines CONCURRENCY-PRACTICE AND EXPERIENCE, 1998, 10 (15): : 1291 - 1316
- [28] Buffer Filter: A Last-level Cache Management Policy for CPU-GPGPU Heterogeneous System 2015 IEEE 17TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2015 IEEE 7TH INTERNATIONAL SYMPOSIUM ON CYBERSPACE SAFETY AND SECURITY, AND 2015 IEEE 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS), 2015, : 266 - 271