A Parallel Architecture perspective on language processing

被引:167
|
作者
Jackendoff, Ray [1 ]
机构
[1] Tufts Univ, Ctr Cognit Studies, Medford, MA 02155 USA
关键词
syntax; semantics; lexicon; working memory; language processing;
D O I
10.1016/j.brainres.2006.08.111
中图分类号
Q189 [神经科学];
学科分类号
071006 ;
摘要
This article sketches the Parallel Architecture, an approach to the structure of grammar that contrasts with mainstream generative grammar (MGG) in that (a) it treats phonology, syntax, and semantics as independent generative components whose structures are linked by interface rules; (b) uses a para e constraint-based formaalism that is nondirectional; (c) it treats words and rules alike as pieces of linguistic structure stored in long-term memory. In addition to the theoretical advantages offered by the Parallel Architecture, it lends itself to a direct interpretation in processing terms, in which pieces of structure stored in long-term memory are assembled in working memory, and alternative structures are in competition. The resulting model of processing is compared both with processing models derived from MGG and with lexically driven connectionist architectures. (c) 2006 Elsevier B.V. All rights reserved.
引用
收藏
页码:2 / 22
页数:21
相关论文
共 50 条
  • [21] An architecture for language processing for scientific texts
    Copestake, Ann
    Corbett, Peter
    Murray-Rust, Peter
    Rupp, C. J.
    Siddharthan, Advaith
    Teufel, Simone
    Waldron, Ben
    PROCEEDINGS OF THE UK E-SCIENCE ALL HANDS MEETING 2006, 2006, : 614 - 621
  • [22] Basal Ganglia and Thalamic Contributions to Language Function: Insights from A Parallel Distributed Processing Perspective
    Nadeau, Stephen E.
    NEUROPSYCHOLOGY REVIEW, 2021, 31 (03) : 495 - 515
  • [23] Basal Ganglia and Thalamic Contributions to Language Function: Insights from A Parallel Distributed Processing Perspective
    Stephen E. Nadeau
    Neuropsychology Review, 2021, 31 : 495 - 515
  • [24] MODULE-BASED ASSEMBLY LANGUAGE WITH PARALLEL PROCESSING CONSTRUCTS AND ITS IMPLEMENTATION IN THE ASTOR ARCHITECTURE.
    Zehendner, Eberhard
    Microprocessing and microprogramming, 1988, 23 (1-5): : 215 - 220
  • [25] A NEW WIRING ARCHITECTURE FOR PARALLEL PROCESSING APPLICATIONS
    PAPANANOS, Y
    INTEGRATION-THE VLSI JOURNAL, 1990, 10 (01) : 71 - 88
  • [26] A VIRTUAL BUS ARCHITECTURE FOR DYNAMIC PARALLEL PROCESSING
    LEE, KC
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1993, 4 (02) : 121 - 130
  • [27] MPIAB: A novel agent architecture for parallel processing
    Rahimi, S
    Narayanan, A
    Sabharwal, M
    IEEE/WIC INTERNATIONAL CONFERENCE ON INTELLIGENT AGENT TECHNOLOGY, PROCEEDINGS, 2003, : 554 - 557
  • [28] Time dependent processing in a parallel pipeline architecture
    Biddiscombe, John
    Geveci, Berk
    Martin, Ken
    Moreland, Kenneth
    Thompson, David
    IEEE TRANSACTIONS ON VISUALIZATION AND COMPUTER GRAPHICS, 2007, 13 (06) : 1376 - 1383
  • [29] Holographic associative memory with parallel processing architecture
    Zhang, YM
    Liu, W
    Li, HQ
    PHOTOREFRACTIVE FIBER AND CRYSTAL DEVICES: MATERIALS, OPTICAL PROPERTIES, AND APPLICATIONS II, 1996, 2849 : 271 - 279
  • [30] A Software Architecture for Parallel List Processing on Grids
    Hernandez, Apolo H.
    Roman-Alonso, Graciela
    Castro-Garcia, Miguel A.
    Aguilar-Cornejo, Manuel
    Dominguez-Dominguez, Santiago
    Buenabad-Chavez, Jorge
    PARALLEL PROCESSING AND APPLIED MATHEMATICS, PT I, 2012, 7203 : 720 - 729