MPIAB: A novel agent architecture for parallel processing

被引：1
|
作者：
Rahimi, S [1 ]
Narayanan, A [1 ]
Sabharwal, M [1 ]
机构：
[1] So Illinois Univ, Dept Comp Sci, Carbondale, IL 62901 USA
来源：
IEEE/WIC INTERNATIONAL CONFERENCE ON INTELLIGENT AGENT TECHNOLOGY, PROCEEDINGS | 2003年
关键词：
D O I：
10.1109/IAT.2003.1241143
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
This paper presents MPIAB, an agent based architecture for parallel processing. The architecture is developed to model the functions of standard MPI using java agents. It remedies the deficiencies that exist in MPI, including the incapability to operate in heterogeneous environments. The architecture also addresses other issues such as effective utilization of system resources by dynamically selecting the least busy computing nodes through the computation of a threshold barrier value. Our proposed agent architecture would integrate the power of Java technology and agents to support efficient communication and synchronization of the nodes over the network, for parallel processing.
引用
收藏
页码：554 / 557
页数：4
相关论文
共 50 条
  • [1] Dynamic load balancing in MPIAB - General architecture
    Mandalapu, S
    Rahimi, S
    Gupta, B
    Zargham, M
    [J]. PDPTA '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS 1-3, 2005, : 710 - 716
  • [2] A parallel BDI agent architecture
    Huiliang, Z
    Ying, HS
    [J]. 2005 IEEE/WIC/ACM International Conference on Intelligent Agent Technology, Proceedings, 2005, : 157 - 160
  • [3] Development of a parallel processing multi-agent architecture for a virtual CIM system
    Wang, D
    Nagalingam, SV
    Lin, GCI
    [J]. INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2004, 42 (17) : 3765 - 3785
  • [4] A parallel architecture for video processing
    Altilar, DT
    Paker, Y
    Sahiner, AV
    [J]. HIGH-PERFORMANCE COMPUTING AND NETWORKING, 1997, 1225 : 929 - 939
  • [5] A parallel architecture for stereoscopic processing
    Romero, M
    Ciciani, B
    [J]. EURO-PAR'99: PARALLEL PROCESSING, 1999, 1685 : 961 - 968
  • [6] LISA - A PARALLEL PROCESSING ARCHITECTURE
    MEGSON, GM
    EVANS, DJ
    [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1986, 237 : 361 - 375
  • [7] A novel architecture for a massively parallel low level vision processing engine on chip
    Tomasi, Matteo
    Vanegas, Mauricio
    Barranco, Francisco
    Diaz, Javier
    Ros, Eduardo
    [J]. IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE 2010), 2010, : 3033 - 3039
  • [8] Parallel image processing with the block data parallel architecture
    Alexander, WE
    Reeves, DS
    Gloster, CS
    [J]. PROCEEDINGS OF THE IEEE, 1996, 84 (07) : 947 - 968
  • [9] Parallel processing architecture for image understanding
    [J]. Watanabe, Masaki, 1600, (22):
  • [10] HMESH - A VLSI ARCHITECTURE FOR PARALLEL PROCESSING
    RAGHAVENDRA, CS
    [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1986, 237 : 76 - 83
12345