A reconfigurable chip for evolvable hardware

被引:0
|
作者
Thoma, Y [1 ]
Sanchez, E [1 ]
机构
[1] Swiss Fed Inst Technol EPFL, Lausanne, Switzerland
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In the recent years, Xilinx devices, like the XC6200, were the preferred solutions for evolving digital systems. In this paper, we present a new System-On-Chip, the POEtic chip, an alternative for evolvable hardware. This chip has been specifically designed to ease the implementation of bio-inspired systems. It is composed of a microprocessor, and a programmable part, containing basic elements, like every standard Field Programmable Gate Array, on top of which sits a special layer implementing a dynamic routing algorithm. Online on-chip evolution can then be processed, as every configuration bit of the programmable array can be accessed by the microprocessor. This new platform can therefore replace the Xilinx XC6200, with the advantage of having a processor inside.
引用
收藏
页码:816 / 827
页数:12
相关论文
共 50 条
  • [31] A reconfigurable analog neural network for Evolvable Hardware applications: Intrinsic evolution and extrinsic verification
    Boddhu, Sanjay K.
    Gallagher, John C.
    Vigraham, Saranyan
    [J]. 2006 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-6, 2006, : 3130 - +
  • [32] Fault-tolerant approaches based on evolvable hardware and using a reconfigurable electronic devices
    Keymeulen, D
    Stoica, A
    Zebulum, R
    Jin, YL
    Duong, V
    [J]. 2000 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2000, : 32 - 39
  • [33] On-Chip Reconfigurable Hardware Accelerators for Popcount Computations
    Sklyarov, Valery
    Skliarova, Iouliia
    Silva, Joao
    [J]. INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2016, 2016
  • [34] Networks on chip as hardware components of an OS for reconfigurable systems
    Marescaux, T
    Mignolet, JY
    Bartic, A
    Moffat, W
    Verkest, D
    Vernalde, S
    Lauwereins, R
    [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 595 - 605
  • [35] Determination of On-Chip Temperature Gradients on Reconfigurable Hardware
    Tradowsky, Carsten
    Cordero, Enrique
    Deuser, Thorsten
    Huebner, Michael
    Becker, Juergen
    [J]. 2012 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2012,
  • [36] A dynamically reconfigurable hardware-based cipher chip
    Mitsuyama, Y
    Andales, Z
    Onoye, T
    Shirakawa, I
    [J]. PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 11 - 12
  • [37] An evolvable hardware chip and its application as a multi-function prosthetic hand controller
    Kajitani, I
    Hoshino, T
    Kajihara, N
    Iwata, M
    Higuchi, T
    [J]. SIXTEENTH NATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE (AAAI-99)/ELEVENTH INNOVATIVE APPLICATIONS OF ARTIFICIAL INTELLIGENCE (IAAI-99), 1999, : 182 - 187
  • [38] ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT
    Nirmalkumar, P.
    Perinbam, J. Raja Paul
    Ravi, S.
    Rajan, B.
    [J]. INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2006, 6 (9A): : 216 - 222
  • [39] Industrial applications of evolvable hardware
    Higuchi, T
    [J]. KNOWLEDGE-BASED INTELLIGENT INFORMATION AND ENGINEERING SYSTEMS, PT 1, PROCEEDINGS, 2004, 3213 : 6 - 7
  • [40] Mutation rate for evolvable hardware
    Stomeo, E
    Kalganova, T
    Lambert, C
    [J]. ENFORMATIKA, VOL 7: IEC 2005 PROCEEDINGS, 2005, : 117 - 124