A reconfigurable analog neural network for Evolvable Hardware applications: Intrinsic evolution and extrinsic verification

被引:0
|
作者
Boddhu, Sanjay K. [1 ]
Gallagher, John C. [2 ]
Vigraham, Saranyan [2 ]
机构
[1] Wright State Univ, Dept Comp Sci & Engn, Dayton, OH 45435 USA
[2] Wright State Univ, Dayton, OH 45435 USA
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Continuous Time Recurrent Neural Networks (CTRNN) have been proposed for use as reconfigurable hardware for Evolvable Hardware (EH) applications. Our previous work demonstrated a fully programmable hardware CTRNN using off-the-shelf components and provided verification of its utility in extrinsic EH. However, applicability for intrinsic usage was not studied. This work addresses that unanswered issue and demonstrates that configurations evolved in the hardware are behaviorally equivalent to simplified state equation models. Further, this work also provides strong similarity metrics to compare the hardware's performance with software simulated CTRNN models.
引用
收藏
页码:3130 / +
页数:2
相关论文
共 50 条
  • [1] A reconfigurable continuous time recurrent neural network for evolvable hardware applications
    Gallagher, JC
    Boddhu, SK
    Vigraham, S
    [J]. 2005 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-3, PROCEEDINGS, 2005, : 2461 - 2468
  • [2] A reconfigurable continuous time recurrent neural network for evolvable hardware applications
    Gallagher, JC
    Boddhu, SK
    Vigraham, S
    [J]. 2005 Nasa/DoD Conference on Evolvable Hardware (EH-2005), Proceedings, 2005, : 247 - 250
  • [3] Evolvable hardware chips for neural network applications
    Kajitani, I
    Murakawa, M
    Kajihara, N
    Iwata, M
    Sakanashi, H
    Higuchi, T
    [J]. ARTIFICIAL NEURAL NETS AND GENETIC ALGORITHMS, 1999, : 127 - 134
  • [4] Design and implementation of a virtual reconfigurable architecture for different applications of intrinsic evolvable hardware
    Wang, J.
    Chen, Q. S.
    Lee, C. H.
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2008, 2 (05): : 386 - 400
  • [5] Bidirectional incremental evolution in extrinsic evolvable hardware
    Kalganova, T
    [J]. SECOND NASA/DOD WORKSHOP ON EVOLVABLE HARDWARE, PROCEEDINGS, 2000, : 65 - 74
  • [6] Assembling strategies in extrinsic evolvable hardware with bidirectional incremental evolution
    Baradavka, I
    Kalganova, T
    [J]. GENETIC PROGRAMMING, PROCEEDINGS, 2003, 2610 : 276 - 285
  • [7] Intrinsic hardware evolution of neural networks in reconfigurable analogue and digital devices
    Maher, J.
    Mc Ginley, B.
    Rocke, P.
    Morgan, F.
    [J]. FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2006, : 321 - +
  • [8] An intrinsic evolvable and online adaptive evolvable fuzzy hardware scheme for packet switching network
    Li, JH
    Lim, MH
    Cao, Q
    [J]. 2004 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE, PROCEEDINGS, 2004, : 109 - 112
  • [9] Real-world applications of analog and digital evolvable hardware
    Higuchi, T
    Iwata, M
    Keymeulen, D
    Sakanashi, H
    Murakawa, M
    Kajitani, I
    Takahashi, E
    Toda, K
    Salami, M
    Kajihara, N
    Otsu, N
    [J]. IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 1999, 3 (03) : 220 - 235
  • [10] Evolvable hardware for signal separation and noise cancellation using analog reconfigurable device
    Keymeulen, D
    Zebulum, R
    Stoica, A
    Duong, V
    Ferguson, MI
    [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 270 - 278