共 50 条
- [1] A reconfigurable continuous time recurrent neural network for evolvable hardware applications [J]. 2005 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-3, PROCEEDINGS, 2005, : 2461 - 2468
- [2] A reconfigurable continuous time recurrent neural network for evolvable hardware applications [J]. 2005 Nasa/DoD Conference on Evolvable Hardware (EH-2005), Proceedings, 2005, : 247 - 250
- [3] Evolvable hardware chips for neural network applications [J]. ARTIFICIAL NEURAL NETS AND GENETIC ALGORITHMS, 1999, : 127 - 134
- [4] Design and implementation of a virtual reconfigurable architecture for different applications of intrinsic evolvable hardware [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2008, 2 (05): : 386 - 400
- [5] Bidirectional incremental evolution in extrinsic evolvable hardware [J]. SECOND NASA/DOD WORKSHOP ON EVOLVABLE HARDWARE, PROCEEDINGS, 2000, : 65 - 74
- [6] Assembling strategies in extrinsic evolvable hardware with bidirectional incremental evolution [J]. GENETIC PROGRAMMING, PROCEEDINGS, 2003, 2610 : 276 - 285
- [7] Intrinsic hardware evolution of neural networks in reconfigurable analogue and digital devices [J]. FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2006, : 321 - +
- [8] An intrinsic evolvable and online adaptive evolvable fuzzy hardware scheme for packet switching network [J]. 2004 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE, PROCEEDINGS, 2004, : 109 - 112
- [10] Evolvable hardware for signal separation and noise cancellation using analog reconfigurable device [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 270 - 278