共 50 条
- [1] An FPGA-Based Hardware Architecture of Gaussian-Adaptive Bilateral Filter for Real-Time Image Denoising [J]. IEEE ACCESS, 2024, 12 : 115277 - 115285
- [2] A Low-Cost VLSI Architecture of the Bilateral Filter for Real-Time Image Denoising [J]. IEEE ACCESS, 2020, 8 : 64278 - 64283
- [3] Bilateral Filter for Image Denoising [J]. 2015 International Conference on Green Computing and Internet of Things (ICGCIoT), 2015, : 299 - 302
- [5] A Hardware Architecture Design for Real-time Gaussian Filter [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2014, : 626 - 629
- [6] An FPGA Based High Throughput Discrete Kalman Filter Architecture For Real-time Image Denoising [J]. 2017 30TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2017 16TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2017), 2017, : 55 - 60
- [7] Hardware Architecture of Bilateral Filter to Remove Haze [J]. COMMUNICATION AND NETWORKING, PT I, 2011, 265 : 129 - +
- [9] Deep learning architecture search for real-time image denoising [J]. REAL-TIME IMAGE PROCESSING AND DEEP LEARNING 2022, 2022, 12102
- [10] A new image denoising method based on the bilateral filter [J]. 2008 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-12, 2008, : 929 - 932