共 28 条
- [22] System Level Power Supply Induced Jitter Suppression for multi-lane high speed serial links Proceedings - Electronic Components and Technology Conference, 2022, 2022-May : 1863 - 1868
- [23] System Level Power Supply Induced Jitter Suppression for multi-lane high speed serial links IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1863 - 1868
- [24] Effect of Improved Optimization of DFE Equalization on Crosstalk and Jitter in High Speed Links with Multi-level Signal 2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 2101 - 2106
- [25] APPLICATION OF A HIGH-SPEED ANALOG NEURAL-NETWORK CHIP IN THE FIRST LEVEL RZ-TRIGGER OF THE H1-EXPERIMENT AT HERA INTERNATIONAL JOURNAL OF MODERN PHYSICS C-PHYSICS AND COMPUTERS, 1995, 6 (04): : 573 - 578
- [26] Implementation of a Level 1 Trigger System using High Speed Serial (VXS) Techniques for the 12GeV high luminosity experimental programs at Thomas Jefferson National Accelerator Facility 2009 16TH IEEE-NPSS REAL TIME CONFERENCE, 2009, : 438 - 442
- [27] High-Speed Multi-Channel Multi-Threshold Level Sampling Test - Detected 1GHz Digital Signal by Agilent 16903A Logic Analyzer IEEE CIRCUITS AND SYSTEMS INTERNATIONAL CONFERENCE ON TESTING AND DIAGNOSIS, 2009, : 466 - 469