A mixed signal Multi-Chip Module with high speed serial output links for the ATLAS level-1 Trigger

被引:0
|
作者
Pfeiffer, U [1 ]
机构
[1] Heidelberg Univ, Kirchhoff Inst Phys, Heidelberg, Germany
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have built and tested a mixed signal Multi-Chip Module (MCM) to be used in the Level-1 Pre-Processor system for the Calorimeter Trigger of the ATLAS experiment at CERN. The MCM performs high speed digital signal processing on four analogue input signals. Results are transmitted serially at a serial data rate of 800 MBd. Nine chips of different technologies are mounted on a four layer copper substrate. Analogue-to-digital converters and serialiser chips are the major consumers of electrical power on the MCM, which amounts to 9 Watts for all dies. Special cut-out areas are used to dissipate heat directly to the copper substrate. In this paper we report on design criteria, chosen MCM technology for substrate and die mounting, experiences with the MCM operation and measurement results.
引用
收藏
页码:589 / 593
页数:3
相关论文
共 28 条
  • [21] Evaluation of Cost-Effective Flexible High-Speed Data Exchange Links for Heterogeneously Integrated Multi-Chip Modules and Boards
    Miao, Min
    Zhang, Zhuanzhuan
    Nie, Xin
    Bu, Jingpeng
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2022, 17 (05) : 843 - 852
  • [22] System Level Power Supply Induced Jitter Suppression for multi-lane high speed serial links
    Kim, Goeun
    Lim, Doohee
    Das, Tamal
    Lee, Eunjung
    You, Sangin
    Proceedings - Electronic Components and Technology Conference, 2022, 2022-May : 1863 - 1868
  • [23] System Level Power Supply Induced Jitter Suppression for multi-lane high speed serial links
    Kim, Goeun
    Lim, Doohee
    Das, Tamal
    Lee, Eunjung
    You, Sangin
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1863 - 1868
  • [24] Effect of Improved Optimization of DFE Equalization on Crosstalk and Jitter in High Speed Links with Multi-level Signal
    Dikhaminjia, N.
    He, J.
    Deng, H.
    Tsiklauri, M.
    Drewniak, J.
    Chada, A.
    Mutnury, B.
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 2101 - 2106
  • [25] APPLICATION OF A HIGH-SPEED ANALOG NEURAL-NETWORK CHIP IN THE FIRST LEVEL RZ-TRIGGER OF THE H1-EXPERIMENT AT HERA
    TRAN, TT
    SCHIEK, S
    SCHMIDT, G
    BEHREND, HJ
    FRANKE, G
    KANDER, M
    KAMMEYER, KD
    INTERNATIONAL JOURNAL OF MODERN PHYSICS C-PHYSICS AND COMPUTERS, 1995, 6 (04): : 573 - 578
  • [26] Implementation of a Level 1 Trigger System using High Speed Serial (VXS) Techniques for the 12GeV high luminosity experimental programs at Thomas Jefferson National Accelerator Facility
    Cuevas, C.
    Raydo, B.
    Dong, H.
    Gupta, A.
    Barbosa, F. J.
    Wilson, J.
    Taylor, W. M.
    Jastrzembski, E.
    Abbott, D.
    2009 16TH IEEE-NPSS REAL TIME CONFERENCE, 2009, : 438 - 442
  • [27] High-Speed Multi-Channel Multi-Threshold Level Sampling Test - Detected 1GHz Digital Signal by Agilent 16903A Logic Analyzer
    Tang, Kai
    Meng, Qiao
    Liu, Hai-tao
    IEEE CIRCUITS AND SYSTEMS INTERNATIONAL CONFERENCE ON TESTING AND DIAGNOSIS, 2009, : 466 - 469
  • [28] A High-Speed Low-Power Multi-VDD CMOS/SIMOX SRAM With LV-TTL Level Input/Output Pins-Write/Read Assist Techniques for 1-V Operated Memory Cells
    Shibata, Nobutaro
    Watanabe, Mayumi
    Okiyama, Hideomi
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (09) : 1856 - 1869