Evaluation of Cost-Effective Flexible High-Speed Data Exchange Links for Heterogeneously Integrated Multi-Chip Modules and Boards

被引:2
|
作者
Miao, Min [1 ,2 ]
Zhang, Zhuanzhuan [1 ,3 ]
Nie, Xin [1 ,3 ]
Bu, Jingpeng [4 ]
机构
[1] Beijing Informat Sci & Technol Univ, Acad Smart IC & Networks ASICNet, Beijing 100101, Peoples R China
[2] Beijing Informat Sci & Technol Univ, Minist Informat Ind, Key Lab Informat & Commun Syst, Beijing 100101, Peoples R China
[3] Minist Educ Optoelect Measurement Technol & Instru, Key Lab, Beijing 100101, Peoples R China
[4] Fragrant Mt Microwave Co Ltd, Zhongshan 528437, Guangdong, Peoples R China
基金
中国国家自然科学基金;
关键词
Universal Serial Bus; Universal Serial Bus Differential Cable; Micro Coaxial Cable; Twinax Cable; MOORES LAW;
D O I
10.1166/jno.2022.3259
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With increasing complexity and heterogeneity, miniaturized integrated system on both multi-chip module and printed circuit board levels relies more and more on high-speed point-to-point serial signal transmission links as the backbone of inter-chip data signal exchange network, which are inevitably accompanied by signal integrity problems such as loss, reflection, and crosstalk. The difficulties in the physical design phase of interconnect routing for high-speed link on densely occupied package interposers or printed circuit boards and the associated planar area overhead (keep-out zone for the crosstalk prevention and impedance matching, etc.), as well as the relevant cost in manufacturing, performance analysis and actual measurement or evaluation, are also sharply increasing; furthermore, the interconnects implemented on interposer or printed circuit board substrate are physically inflexible, and the corresponding microsystems are not suitable for emerging applications that generally demand good deformability and good conformality to 3-dimensionally shaped mounting surface. How to simultaneously elevate the cost-effectiveness, signal transmission performance and physical IP: 8 46 247 10 On: Mon 28 Nov 2022 10:32:46 flexibility of the high-speed link, while keeping low profile of the whole module, has become one of the major Copyright: Ame ican Scientific Publishers challenges in the evolution of micro/nano systm tchnology. Accordingly, this paper proposes a cable-based Delivered by Ingenta point-to-point link method, which adopts physically flexible and widely available off-the-shell cables that can be assembled onto the surface of the interposers or boards as a potential cost-effective solution to the challenge mentioned above. Universal Serial Bus, micro-coaxial cables, and Twinax cables are explored as candidates. The full links for each cable, from one of the paired connectors to another, are physically modeled and validated by an electromagnetic full-wave structural simulation tool, with key components of each type of link taken into considerations. The simulated results and the measured results from vector network analyzers are compared, which verifies the effectiveness of our proposal.
引用
收藏
页码:843 / 852
页数:10
相关论文
共 16 条
  • [1] High-speed interchip data transmission technology for superconducting multi-chip modules
    Gupta, D
    Li, WQ
    Kaplan, SB
    Vernik, IV
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2001, 11 (01) : 731 - 734
  • [2] Design and testing of high-speed interconnects for superconducting multi-chip modules
    Narayana, S.
    Semenov, V. K.
    Polyakov, Y. A.
    Dotsenko, V.
    Tolpygo, S. K.
    SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 2012, 25 (10):
  • [3] Multimode Links Based on High-Speed VCSELs for Cost-Effective Data Center Connectivity
    Bhatt, Vipul
    2024 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION, OFC, 2024,
  • [4] High-speed generator for built-in self-testing of multi-chip modules
    Yarmolik, VN
    Murashko, IA
    AUTOMATIC CONTROL AND COMPUTER SCIENCES, 1999, 33 (02) : 51 - 59
  • [5] Integration design of chip and package for cost-effective high-speed applications
    Chen, Nansen
    Lin, Hongchin
    Chen, Nan-Cheng
    Wu, Roger
    Chou, Tomson
    Chien, Herbie
    2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 621 - 624
  • [6] Cost-effective and Accurate Solution for Jitter Performance Test in High-speed Serial Links
    Lu, Ming
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 907 - 912
  • [7] The Design of High-Speed Synchronization Data Collection Node Machine for Multi-Chip CCD Measurement
    Xiang Ke-Feng
    Li Li
    AUTOMATIC MANUFACTURING SYSTEMS II, PTS 1 AND 2, 2012, 542-543 : 717 - +
  • [8] Cost-effective, compact and high-speed integrable multi-mode interference modulator
    Lenstra, Daan
    Yao, Weiming
    Cardarelli, Simone
    Mink, Jan
    INTEGRATED OPTICS: DEVICES, MATERIALS, AND TECHNOLOGIES XXI, 2017, 10106
  • [9] Cost-effective flow table designs for high-speed routers: Architecture and performance evaluation
    Xu, J
    Singhal, M
    IEEE TRANSACTIONS ON COMPUTERS, 2002, 51 (09) : 1089 - 1099
  • [10] Cost-effective, high-speed, silicon-based microring modulator integrated with grating couplers
    Xiao, Xi
    Zhu, Yu
    Xu, Haihua
    Yu, Yude
    Yu, Jinzhong
    2010 15TH OPTOELECTRONICS AND COMMUNICATIONS CONFERENCE (OECC), 2010, : 516 - 517