A Multiple-Valued Logic Synthesis Tool for Optical Computing Elements

被引：0

作者：

Smith, Kaitlin N. ^{[1
]}

Thornton, Mitchell A. ^{[1
]}

机构：

[1] Southern Methodist Univ, Dept Elect Engn, Darwin Deason Inst Cyber Secur, Dallas, TX 75275 USA

来源：

2015 IEEE DALLAS CIRCUITS AND SYSTEMS CONFERENCE (DCAS) | 2015年

关键词：

Optical Computing; Multiple-Valued Logic; Synthesis;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Optical computing elements offer benefits over traditional CMOS-based electronic logic gates such as increased performance and reduced power. Using polarization to encode the information to be processed allows for the possibility of non-binary switching theory to be applied that further offers the benefit of reducing the number of required elements in an optical computing circuit. A methodology for synthesizing non-binary optical computing circuits is described and experimental results are provided that justify the approach.

引用

页数：4

共 50 条

[1] Multiple-valued logic as a new computing paradigm - A brief survey of Higuchi's research on multiple-valued logic
Kameyama, M
Hanyu, T
Aoki, T
[J]. JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2005, 11 (5-6) : 407 - 436
[2] Special Section on Multiple-Valued Logic and VLSI Computing
Yuminaka, Yasushi
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2024, E107D (08) : 912 - 912
[3] Special Section on Multiple-Valued Logic and VLSI Computing
Waho, Takao
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2014, E97D (09): : 2217 - 2217
[4] Special section on multiple-valued logic and VLSI computing
Hata, Yutaka
[J]. IEICE Transactions on Information and Systems, 2021, E104D (08)
[5] Journal of Multiple-Valued Logic and Soft Computing: Foreward
Steinbach, Bernd
[J]. Journal of Multiple-Valued Logic and Soft Computing, 2007, 13 (4-6)
[6] Journal of Multiple-Valued Logic and Soft Computing: Foreword
Stankovic, Radomir S.
Moraga, Claudio
[J]. Journal of Multiple-Valued Logic and Soft Computing, 2004, 10 (01) : 1 - 3
[7] OPTICAL MULTIPLE-VALUED LOGIC GATES - COMPLEMENT AND LITERALS
MADA, H
OZAWA, T
[J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1987, 26 (08): : L1283 - L1285
[8] Special Section on Multiple-Valued Logic and VLSI Computing FOREWORD
Hanyu, Takahiro
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2017, E100D (08): : 1555 - 1555
[9] Special Section on Multiple-Valued Logic and VLSI Computing FOREWORD
Kameyama, Michitaka
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2010, E93D (08) : 2025 - 2025
[10] LOGIC SYNTHESIS AND OPTIMIZATION ALGORITHM OF MULTIPLE-VALUED LOGIC FUNCTIONS
HAIDAR, AM
MORISUE, M
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1994, E77D (10) : 1106 - 1117

← 1 2 3 4 5 →