A Multiple-Valued Logic Synthesis Tool for Optical Computing Elements

被引：0
|
作者：
Smith, Kaitlin N. [1 ]
Thornton, Mitchell A. [1 ]
机构：
[1] Southern Methodist Univ, Dept Elect Engn, Darwin Deason Inst Cyber Secur, Dallas, TX 75275 USA
来源：
2015 IEEE DALLAS CIRCUITS AND SYSTEMS CONFERENCE (DCAS) | 2015年
关键词：
Optical Computing; Multiple-Valued Logic; Synthesis;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Optical computing elements offer benefits over traditional CMOS-based electronic logic gates such as increased performance and reduced power. Using polarization to encode the information to be processed allows for the possibility of non-binary switching theory to be applied that further offers the benefit of reducing the number of required elements in an optical computing circuit. A methodology for synthesizing non-binary optical computing circuits is described and experimental results are provided that justify the approach.
引用
收藏
页数：4
相关论文
共 50 条
  • [31] Multiple-valued logic as a programming language
    Bignall, RJ
    Spinks, M
    [J]. 27TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - 1997 PROCEEDINGS, 1997, : 227 - 232
  • [32] Multiple-Valued Logic Modelling for Agents Controlled via Optical Networks
    Bykovsky, Alexey Yu.
    [J]. APPLIED SCIENCES-BASEL, 2022, 12 (03):
  • [33] MATHEMATICAL MODELLING AND DESIGN OF MULTIPLE-VALUED LOGIC ELEMENTS OF DIGITAL TELECOMMUNICATIONS NETWORKS
    Chetverikov, G. G.
    Vechirska, I. D.
    Leshchinsky, V. A.
    [J]. 2014 24TH INTERNATIONAL CRIMEAN CONFERENCE MICROWAVE & TELECOMMUNICATION TECHNOLOGY (CRIMICO), 2014, : 354 - 355
  • [34] Generalizing the Concept of Scalable Reversible Circuit Synthesis for Multiple-valued Logic
    Zulehner, Alwin
    Rani, P. Mercy Nesa
    Datta, Kamalika
    Sengupta, Indranil
    Wille, Robert
    [J]. 2018 IEEE 48TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2018), 2018, : 115 - 120
  • [35] Synthesis of double pass-transistor logic network applied to multiple-valued logic
    Department of Information and Electronic Engineering, Zhejiang University, Hangzhou 310027, China
    不详
    [J]. Zhejiang Daxue Xuebao (Gongxue Ban), 2007, 8 (1307-1311+1328):
  • [36] State assignment techniques in Multiple-Valued Logic
    Adams, KJ
    Campbell, JG
    Maguire, LP
    Webb, JAC
    [J]. 1999 29TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1999, : 220 - 225
  • [37] Posets of minors of functions in multiple-valued logic
    Lehtonen, Erkko
    Waldhauser, Tamas
    [J]. 2017 IEEE 47TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2017), 2017, : 43 - 48
  • [38] EMPIRICAL PLAUSIBLE REASONING BY MULTIPLE-VALUED LOGIC
    BOTTONI, P
    MARI, L
    MUSSIO, P
    [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1991, 521 : 279 - 285
  • [39] A MINIMIZATION TECHNIQUE FOR MULTIPLE-VALUED LOGIC SYSTEMS
    ALLEN, CM
    GIVONE, DD
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1968, C 17 (02) : 182 - +
  • [40] The International Symposium on Multiple-Valued Logic (ISMVL)
    Machida, Hajime
    [J]. JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2012, 18 (02) : 115 - 116
12345