RISA: A hardware platfonn for evolutionary design

被引：0
|
作者：
Greensted, Andrew J. [1 ]
Tyrrell, Andy M. [1 ]
机构：
[1] Univ York, Dept Elect, York YO10 5DD, N Yorkshire, England
来源：
2007 IEEE WORKSHOP ON EVOLVABLE AND ADAPTIVE HARDWARE | 2007年
基金：
英国工程与自然科学研究理事会;
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The Reconfigurable Integrated System Array is a new form of field programmable digital device incorporating both hardware and software reconfigurable elements. RISA was developed specifically for implementing biologically inspired electronic systems. The architecture is particularly suited for Investigating evolvable hardware due to the flexibility of RISA's configuration system. Fine grained partial reconfiguration is supported and random configuration bitstreams will not cause device damage. This paper describes the new RISA chip and the features that make it suitable for bio-inspired applications.
引用
收藏
页码：1 / +
页数：2
相关论文
共 50 条
  • [41] Evolutionary design of Evolutionary Algorithms
    Diosan, Laura
    Oltean, Mihai
    GENETIC PROGRAMMING AND EVOLVABLE MACHINES, 2009, 10 (03) : 263 - 306
  • [42] Agile Hardware Design
    John, Lizy Kurian
    IEEE MICRO, 2020, 40 (04) : 4 - 5
  • [43] DESIGN DEBUGGABLE HARDWARE
    GANSSLE, J
    EDN, 1995, 40 (05) : 151 - 152
  • [44] ON HARDWARE DESIGN EFFORT
    FENWICK, PM
    COMPUTER, 1985, 18 (03) : 112 - 112
  • [45] PHYSICAL DESIGN HARDWARE
    GRAFF, FN
    JESCHKE, CE
    KOMP, CR
    NEVIS, BE
    ZDAN, DW
    AT&T TECHNICAL JOURNAL, 1985, 64 (06): : 1439 - 1483
  • [46] Application of design patterns for hardware design
    Damasevicius, R
    Majauskas, G
    Stuikys, V
    40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 48 - 53
  • [47] THE IMPACT OF HARDWARE DESCRIPTION LANGUAGES ON THE EDUCATION OF HARDWARE DESIGN
    NAVABI, Z
    EIGHTH BIENNIAL UNIVERSITY/GOVERNMENT/INDUSTRY MICROELECTRONICS SYMPOSIUM, 1989, : 235 - 239
  • [48] Design of robust fuzzy-logic control systems by multi-objective evolutionary methods with hardware in the loop
    Stewart, P
    Stone, DA
    Fleming, PJ
    ENGINEERING APPLICATIONS OF ARTIFICIAL INTELLIGENCE, 2004, 17 (03) : 275 - 284
  • [49] Evolutionary design and adaptation of high performance digital filters within an embedded reconfigurable fault tolerant hardware platform
    Hounsell, BI
    Arslan, T
    Thomson, R
    SOFT COMPUTING, 2004, 8 (05) : 307 - 317
  • [50] Evolutionary design and adaptation of high performance digital filters within an embedded reconfigurable fault tolerant hardware platform
    B. I. Hounsell
    T. Arslan
    R. Thomson
    Soft Computing, 2004, 8 : 307 - 317
12345