RISA: A hardware platfonn for evolutionary design

被引：0
|
作者：
Greensted, Andrew J. [1 ]
Tyrrell, Andy M. [1 ]
机构：
[1] Univ York, Dept Elect, York YO10 5DD, N Yorkshire, England
来源：
2007 IEEE WORKSHOP ON EVOLVABLE AND ADAPTIVE HARDWARE | 2007年
基金：
英国工程与自然科学研究理事会;
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The Reconfigurable Integrated System Array is a new form of field programmable digital device incorporating both hardware and software reconfigurable elements. RISA was developed specifically for implementing biologically inspired electronic systems. The architecture is particularly suited for Investigating evolvable hardware due to the flexibility of RISA's configuration system. Fine grained partial reconfiguration is supported and random configuration bitstreams will not cause device damage. This paper describes the new RISA chip and the features that make it suitable for bio-inspired applications.
引用
收藏
页码：1 / +
页数：2
相关论文
共 50 条
  • [31] A fast evolutionary algorithm for image compression in hardware
    Salami, M
    Hendtlass, T
    DEVELOPMENTS IN APPLIED ARTIFICAIL INTELLIGENCE, PROCEEDINGS, 2002, 2358 : 241 - 252
  • [32] Hardware-Aware Evolutionary Filter Pruning
    Heidorn, Christian
    Meyerhoefer, Nicolai
    Schinabeck, Christian
    Hannig, Frank
    Teich, Juergen
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, SAMOS 2022, 2022, 13511 : 283 - 299
  • [33] A New Evolutionary Hardware System Using FPGAS
    Yan Sheng-Li
    Chen Yue
    Pu Qing-Min
    2009 ISECS INTERNATIONAL COLLOQUIUM ON COMPUTING, COMMUNICATION, CONTROL, AND MANAGEMENT, VOL III, 2009, : 82 - 85
  • [34] Hardware Realization of Concise Evolutionary Algorithm on FPEA
    Yan, Shengli
    Chen, Yue
    Pu, Qingmin
    2009 IEEE 10TH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED INDUSTRIAL DESIGN & CONCEPTUAL DESIGN, VOLS 1-3: E-BUSINESS, CREATIVE DESIGN, MANUFACTURING - CAID&CD'2009, 2009, : 2370 - 2373
  • [35] Evolutionary training of hardware realizable multilayer perceptrons
    Plagianakos, VP
    Magoulas, GD
    Vrahatis, MN
    NEURAL COMPUTING & APPLICATIONS, 2006, 15 (01): : 33 - 40
  • [36] Synthesis of analog circuits using evolutionary hardware
    Salazar, FA
    Mesquita, A
    SIXTH BRAZILIAN SYMPOSIUM ON NEURAL NETWORKS, VOL 1, PROCEEDINGS, 2000, : 101 - 106
  • [37] Evolutionary training of hardware realizable multilayer perceptrons
    V. P. Plagianakos
    G. D. Magoulas
    M. N. Vrahatis
    Neural Computing & Applications, 2006, 15 : 33 - 40
  • [38] Finite State Machine Synthesis for Evolutionary Hardware
    Bereza, Andrey
    Lyashov, Maksim
    Blanco, Luis
    PROCEEDINGS OF IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2013), 2013,
  • [39] A design space exploration framework for reduced bit-width instruction set architecture (rISA) design
    Halambi, A
    Shrivastava, A
    Biswas, P
    Dutt, N
    Nicolau, A
    ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2002, : 120 - 125
  • [40] Evolutionary design of Evolutionary Algorithms
    Laura Dioşan
    Mihai Oltean
    Genetic Programming and Evolvable Machines, 2009, 10 : 263 - 306
12345