Resistive Memory-Based In-Memory Computing: From Device and Large-Scale Integration System Perspectives

被引:70
|
作者
Yan, Bonan [1 ]
Li, Bing [1 ]
Qiao, Ximing [1 ]
Xue, Cheng-Xin [2 ]
Chang, Meng-Fan [2 ]
Chen, Yiran [1 ]
Li, Hai [1 ]
机构
[1] Duke Univ, Dept Elect & Comp Engn, 100 Sci Dr, Durham, NC 27708 USA
[2] Natl Tsing Hua Univ, Dept Elect Engn, Delta Bldg 101,Sect 2,Kuang Fu Rd, Hsinchu 30013, Taiwan
基金
美国国家科学基金会;
关键词
accelerators; in-memory computing; neural networks; process-in-memory; resistive memory; NONVOLATILE MEMORY; LOGIC OPERATIONS; NEURAL-NETWORKS; RRAM; MECHANISM; SYNAPSE; ARRAY;
D O I
10.1002/aisy.201900068
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In-memory computing is a computing scheme that integrates data storage and arithmetic computation functions. Resistive random access memory (RRAM) arrays with innovative peripheral circuitry provide the capability of performing vector-matrix multiplication beyond the basic Boolean logic. With such a memory-computation duality, RRAM-based in-memory computing enables an efficient hardware solution for matrix-multiplication-dependent neural networks and related applications. Herein, the recent development of RRAM nanoscale devices and the parallel progress on circuit and microarchitecture layers are discussed. Well suited for analog synapse and neuron implementation, RRAM device properties and characteristics are emphasized herein. 3D-stackable RRAM and on-chip training are introduced in large-scale integration. The circuit design and system organization of RRAM-based in-memory computing are essential to breaking the von Neumann bottleneck. These outcomes illuminate the way for the large-scale implementation of ultra-low-power and dense neural network accelerators.
引用
收藏
页数:16
相关论文
共 50 条
  • [41] A Performance Study on Large-Scale Data Analytics Using Disk-Based and In-Memory Database Systems
    Chao, Pingfu
    He, Dan
    Sadiq, Shazia
    Zheng, Kai
    Zhou, Xiaofang
    2017 IEEE INTERNATIONAL CONFERENCE ON BIG DATA AND SMART COMPUTING (BIGCOMP), 2017, : 247 - 254
  • [42] Large scale integrated IGZO crossbar memristor array based artificial neural architecture for scalable in-memory computing
    Naqi, Muhammad
    Kim, Taehwan
    Cho, Yongin
    Pujar, Pavan
    Park, Jongsun
    Kim, Sunkook
    MATERIALS TODAY NANO, 2024, 25
  • [43] POSTER: BioSEAL: In-Memory Biological Sequence Alignment Accelerator for Large-Scale Genomic Data
    Kaplan, Roman
    Yavits, Leonid
    Ginosar, Ran
    2019 28TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT 2019), 2019, : 458 - 459
  • [44] Memory technology for extended large-scale integration in future electronics applications
    Pamunuwa, Dinesh
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 968 - 969
  • [45] A Large-scale Analysis of Hundreds of In-memory Key-value Cache Clusters at Twitter
    Yang, Juncheng
    Yue, Yao
    Rashmi, K., V
    ACM TRANSACTIONS ON STORAGE, 2021, 17 (03)
  • [46] Large-scale DNA memory based on the nested PCR
    Masahito Yamamoto
    Satoshi Kashiwamura
    Azuma Ohuchi
    Masashi Furukawa
    Natural Computing, 2008, 7 (3) : 335 - 346
  • [47] A Fully Integrated System-on-Chip Design with Scalable Resistive Random-Access Memory Tile Design for Analog in-Memory Computing
    Cai, Fuxi
    Yen, She-Hwa
    Uppala, Apurva
    Thomas, Luke
    Liu, Tianchi
    Fu, Peter
    Zhang, Xiaofeng
    Low, Ambrose
    Kamalanathan, Deepak
    Hsu, Joe
    Ayyagari-Sangamalli, Buvna
    ADVANCED INTELLIGENT SYSTEMS, 2022, 4 (08)
  • [48] Sub-femto-Joule energy consumption memory device based on van der Waals heterostructure for in-memory computing
    Su, Zi-Jia
    Xuan, Zi-Hao
    Liu, Jing
    Kang, Yi
    Liu, Chun-Sen
    Zuo, Cheng-Jie
    CHIP, 2022, 1 (02):
  • [49] An energy-efficient in-memory computing architecture for survival data analysis based on resistive switching memories
    Baroni, Andrea
    Glukhov, Artem
    Perez, Eduardo
    Wenger, Christian
    Calore, Enrico
    Schifano, Sebastiano Fabio
    Olivo, Piero
    Ielmini, Daniele
    Zambelli, Cristian
    FRONTIERS IN NEUROSCIENCE, 2022, 16
  • [50] Eliminating Capacitive Sneak Paths in Associative Capacitive Networks based on Complementary Resistive Switches for In-Memory Computing
    Ziegler, Tobias
    Brackmann, Leon
    Hennen, Tyler
    Bengel, Christopher
    Menzel, Stephan
    Wouters, Dirk J.
    2023 IEEE INTERNATIONAL MEMORY WORKSHOP, IMW, 2023, : 49 - 52