Large scale integrated IGZO crossbar memristor array based artificial neural architecture for scalable in-memory computing

被引:5
|
作者
Naqi, Muhammad [1 ]
Kim, Taehwan [3 ]
Cho, Yongin [1 ]
Pujar, Pavan [2 ]
Park, Jongsun [3 ]
Kim, Sunkook [1 ]
机构
[1] Sungkyunkwan Univ, Sch Adv Mat Sci & Engn, Suwon 16419, South Korea
[2] Indian Inst Technol IIT BHU, Dept Ceram Engn, Varanasi 221005, Uttar Pradesh, India
[3] Korea Univ, Sch Elect Engn, 136713 Seoul, South Korea
来源
MATERIALS TODAY NANO | 2024年 / 25卷
基金
新加坡国家研究基金会;
关键词
IGZO; memristor array; Artificial synapse; Neural networks; neuromorphic computing; Artificial intelligence; Spiking neural network; RRAM DEVICES; NETWORK;
D O I
10.1016/j.mtnano.2023.100441
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Neuromorphic systems based on memristor arrays have not only addressed the von Neumann bottleneck issue but have also enabled the development of computing applications with high accuracy. In this study, an artificial neural architecture based on a 10 x 10 IGZO memristor array is presented to emulate synaptic dynamics for performing artificial intelligence (AI) computing with high recognition accuracy rate. The large area 10 x 10 IGZO memristor array was fabricated using the photolithography method, resulting in stable and reliable memory operations. The bipolar switching at -2 V-2.5 V, endurance of 500 cycles, retention of >10(4) s, and uniform V-set/V-reset operation of 100 devices were achieved by modulating the oxygen vacancy in the IGZO film. The emulation of electric synaptic dynamics was also observed, including potentiation-depression, multilevel long-term memory (LTM), and multilevel short-term memory (STM), revealing highly linear and stable synaptic functions at different modulated pulse settings. Additionally, electrical modeling (HSPICE) with vector-matrix measurements and simulation of various artificial neural network (ANN) algorithms, such as convolution neural network (CNN) and spiking neural network (SNN), were performed, demonstrating a linear increase in current accumulation with high recognition rates of 99.33 % and 86.46 %, respectively. This work provides a novel approach for overcoming the von Neumann bottleneck issue and emulating synaptic dynamics in various neural networks with high accuracy.
引用
收藏
页数:14
相关论文
共 50 条
  • [1] A Crossbar-Based In-Memory Computing Architecture
    Wang, Xinxin
    Zidan, Mohammed A.
    Lu, Wei D.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (12) : 4224 - 4232
  • [2] Efficient in-memory computing architecture based on crossbar arrays
    Chen, Bing
    Cai, Fuxi
    Zhou, Jiantao
    Ma, Wen
    Sheridan, Patrick
    Lu, Wei D.
    2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
  • [3] Cascaded Architecture for Memristor Crossbar Array Based Larger-Scale Neuromorphic Computing
    Sun, Sheng-Yang
    Xu, Hui
    Li, Jiwei
    Li, Qingjiang
    Liu, Haijun
    IEEE ACCESS, 2019, 7 : 61679 - 61688
  • [4] Superconducting in-memory computing architecture coupling with memristor synapses for binarized neural networks
    Xu, Zuyu
    Liu, Yu
    Wu, Zuheng
    Zhu, Yunlai
    Wang, Jun
    Yang, Fei
    Dai, Yuehua
    SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 2024, 37 (06):
  • [5] Memory Sizing of a Scalable SRAM In-Memory Computing Tile Based Architecture
    Gauchi, R.
    Kooli, M.
    Vivet, P.
    Noel, J. -P.
    Beigne, E.
    Mitra, S.
    Charles, H. -P.
    2019 IFIP/IEEE 27TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2019, : 166 - 171
  • [6] Hybrid architecture based on two-dimensional memristor crossbar array and CMOS integrated circuit for edge computing
    Kumar, Pratik
    Zhu, Kaichen
    Gao, Xu
    Wang, Sui-Dong
    Lanza, Mario
    Thakur, Chetan Singh
    NPJ 2D MATERIALS AND APPLICATIONS, 2022, 6 (01)
  • [7] Memristor-Based Approximate Query Architecture for In-Memory Hyperdimensional Computing
    Yu, Tianyang
    Wu, Bi
    Chen, Ke
    Zhang, Gong
    Liu, Weiqiang
    IEEE Transactions on Computers, 2024, 73 (11) : 2605 - 2618
  • [8] Hybrid architecture based on two-dimensional memristor crossbar array and CMOS integrated circuit for edge computing
    Pratik Kumar
    Kaichen Zhu
    Xu Gao
    Sui-Dong Wang
    Mario Lanza
    Chetan Singh Thakur
    npj 2D Materials and Applications, 6
  • [9] CoMIC: Complementary Memristor based in-memory computing in 3D architecture
    Lalchhandama, F.
    Datta, Kamalika
    Chakraborty, Sandip
    Drechsler, Rolf
    Sengupta, Indranil
    Journal of Systems Architecture, 2022, 126
  • [10] CoMIC: Complementary Memristor based in-memory computing in 3D architecture
    Lalchhandama, F.
    Datta, Kamalika
    Chakraborty, Sandip
    Drechsler, Rolf
    Sengupta, Indranil
    JOURNAL OF SYSTEMS ARCHITECTURE, 2022, 126