Large scale integrated IGZO crossbar memristor array based artificial neural architecture for scalable in-memory computing

被引:5
|
作者
Naqi, Muhammad [1 ]
Kim, Taehwan [3 ]
Cho, Yongin [1 ]
Pujar, Pavan [2 ]
Park, Jongsun [3 ]
Kim, Sunkook [1 ]
机构
[1] Sungkyunkwan Univ, Sch Adv Mat Sci & Engn, Suwon 16419, South Korea
[2] Indian Inst Technol IIT BHU, Dept Ceram Engn, Varanasi 221005, Uttar Pradesh, India
[3] Korea Univ, Sch Elect Engn, 136713 Seoul, South Korea
来源
MATERIALS TODAY NANO | 2024年 / 25卷
基金
新加坡国家研究基金会;
关键词
IGZO; memristor array; Artificial synapse; Neural networks; neuromorphic computing; Artificial intelligence; Spiking neural network; RRAM DEVICES; NETWORK;
D O I
10.1016/j.mtnano.2023.100441
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Neuromorphic systems based on memristor arrays have not only addressed the von Neumann bottleneck issue but have also enabled the development of computing applications with high accuracy. In this study, an artificial neural architecture based on a 10 x 10 IGZO memristor array is presented to emulate synaptic dynamics for performing artificial intelligence (AI) computing with high recognition accuracy rate. The large area 10 x 10 IGZO memristor array was fabricated using the photolithography method, resulting in stable and reliable memory operations. The bipolar switching at -2 V-2.5 V, endurance of 500 cycles, retention of >10(4) s, and uniform V-set/V-reset operation of 100 devices were achieved by modulating the oxygen vacancy in the IGZO film. The emulation of electric synaptic dynamics was also observed, including potentiation-depression, multilevel long-term memory (LTM), and multilevel short-term memory (STM), revealing highly linear and stable synaptic functions at different modulated pulse settings. Additionally, electrical modeling (HSPICE) with vector-matrix measurements and simulation of various artificial neural network (ANN) algorithms, such as convolution neural network (CNN) and spiking neural network (SNN), were performed, demonstrating a linear increase in current accumulation with high recognition rates of 99.33 % and 86.46 %, respectively. This work provides a novel approach for overcoming the von Neumann bottleneck issue and emulating synaptic dynamics in various neural networks with high accuracy.
引用
收藏
页数:14
相关论文
共 50 条
  • [21] Memristor-based Deep Spiking Neural Network with a Computing-In-Memory Architecture
    Nowshin, Fabiha
    Yi, Yang
    PROCEEDINGS OF THE TWENTY THIRD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2022), 2022, : 163 - 168
  • [22] Impact of On-Chip Interconnection in a Large-Scale Memristor Crossbar Array for Neural Network Accelerator and Neuromorphic Chip
    Shin, Taein
    Son, Kyungjune
    Kim, Seongguk
    Cho, Kyungjun
    Park, Shinyoung
    Kim, Subin
    Park, Gapyeol
    Sim, Boogyo
    Kim, Joungho
    2019 IEEE 28TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS 2019), 2019,
  • [23] WHYPE: A Scale-Out Architecture With Wireless Over-the-Air Majority for Scalable In-Memory Hyperdimensional Computing
    Guirado, Robert
    Rahimi, Abbas
    Karunaratne, Geethan
    Alarcon, Eduard
    Sebastian, Abu
    Abadal, Sergi
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2023, 13 (01) : 137 - 149
  • [24] In-Memory Computing Architecture for a Convolutional Neural Network Based on Spin Orbit Torque MRAM
    Huang, Jun-Ying
    Syu, Jing-Lin
    Tsou, Yao-Tung
    Kuo, Sy-Yen
    Chang, Ching-Ray
    ELECTRONICS, 2022, 11 (08)
  • [25] A scalable and reconfigurable in-memory architecture for ternary deep spiking neural network with ReRAM based neurons
    Lin, Jie
    Yuan, Jiann-Shiun
    NEUROCOMPUTING, 2020, 375 : 102 - 112
  • [26] Multilevel artificial electronic synaptic device of direct grown robust MoS2 based memristor array for in-memory deep neural network
    Naqi, Muhammad
    Kang, Min Seok
    Liu, Na
    Kim, Taehwan
    Baek, Seungho
    Bala, Arindam
    Moon, Changgyun
    Park, Jongsun
    Kim, Sunkook
    NPJ 2D MATERIALS AND APPLICATIONS, 2022, 6 (01)
  • [27] Multilevel artificial electronic synaptic device of direct grown robust MoS2 based memristor array for in-memory deep neural network
    Muhammad Naqi
    Min Seok Kang
    Na liu
    Taehwan Kim
    Seungho Baek
    Arindam Bala
    Changgyun Moon
    Jongsun Park
    Sunkook Kim
    npj 2D Materials and Applications, 6
  • [28] Experimental Demonstration of High-order In-memory Computing based on IGZO Charge Trapping RAM Array for Polynomial Regression Acceleration
    Bao, Lin
    Wang, Zongwei
    Shi, Yuhao
    Ling, Yaotian
    Yang, Yunfan
    Shan, Linbo
    Bao, Shengyu
    Wang, Cuimei
    Zheng, Qilin
    Kim, Junghwan
    Hosono, Hideo
    Cai, Yimao
    Huang, Ru
    2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDM, 2022,
  • [29] Memristive-based in-memory computing: from device to large-scale CMOS integration
    Quesada, E. Perez-Bosch
    Perez, E.
    Mahadevaiah, M. Kalishettyhalli
    Wenger, C.
    NEUROMORPHIC COMPUTING AND ENGINEERING, 2021, 1 (02):
  • [30] Resistive Memory-Based In-Memory Computing: From Device and Large-Scale Integration System Perspectives
    Yan, Bonan
    Li, Bing
    Qiao, Ximing
    Xue, Cheng-Xin
    Chang, Meng-Fan
    Chen, Yiran
    Li, Hai
    ADVANCED INTELLIGENT SYSTEMS, 2019, 1 (07)