CoMIC: Complementary Memristor based in-memory computing in 3D architecture

被引:0
|
作者
Lalchhandama, F. [1 ]
Datta, Kamalika [3 ]
Chakraborty, Sandip [1 ]
Drechsler, Rolf [3 ,4 ]
Sengupta, Indranil [1 ,2 ]
机构
[1] Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur, India
[2] JIS University, Kolkata, India
[3] Deutsches Forschungszentrum für Künstliche Intelligenz (DFKI), Bremen, Germany
[4] Institute of Computer Science, University of Bremen, Bremen, Germany
关键词
RRAM - Computation theory - Computer circuits - Memory architecture;
D O I
暂无
中图分类号
学科分类号
摘要
The use of memristors, also known as Resistive Random Access Memory (ReRAM), has been widely investigated in recent years for non-volatile memory design applications. Memristors can also be used for realizing logic operations, leading to new in-memory computing (IMC) architectures. However, the presence of sneak paths in crossbar arrays limits the practical use of such systems. In this paper, we introduce a novel sneak path-free ReRAM system capable of both memory and logic operations using Complementary Resistive Switches (CRS) or Complementary Memristors (CMs) crossbar array. CMs can mitigate the effect of sneak paths and are good candidates for realizing three-dimensional memory array. A novel IMC-enabled two-dimensional (2D) and three-dimensional (3D) crossbar architecture have been proposed. The devices are modeled using the VTEAM memristor model and can perform majority (MAJ) gate operations directly on the crossbar. A logic mapping approach is also proposed, allowing serial and parallel evaluation of MAJ operations for given high-level logic functions. The efficacy of the approach has been evaluated by estimating the computation cycles, crossbar size, delay, and energy for various benchmark functions. The results show that the proposed method yields up to 91.19% improvement over an existing IMC method in computation steps and 78.90% reduction in terms of the number of memristors required. © 2022 Elsevier B.V.
引用
收藏
相关论文
共 50 条
  • [1] CoMIC: Complementary Memristor based in-memory computing in 3D architecture
    Lalchhandama, F.
    Datta, Kamalika
    Chakraborty, Sandip
    Drechsler, Rolf
    Sengupta, Indranil
    JOURNAL OF SYSTEMS ARCHITECTURE, 2022, 126
  • [2] A 3D Memristor Architecture for In-Memory Computing Demonstrated with SHA3
    Aljafar, Muayad J.
    Joshi, Rasika
    Acken, John M.
    International Journal of Unconventional Computing, 2024, 19 (2-3) : 93 - 121
  • [3] Memristor-Based Approximate Query Architecture for In-Memory Hyperdimensional Computing
    Yu, Tianyang
    Wu, Bi
    Chen, Ke
    Zhang, Gong
    Liu, Weiqiang
    IEEE Transactions on Computers, 2024, 73 (11) : 2605 - 2618
  • [4] In-Memory Computing with Memristor Arrays
    Li, Can
    Belkin, Daniel
    Li, Yunning
    Yan, Peng
    Hu, Miao
    Ge, Ning
    Jiang, Hao
    Montgomery, Eric
    Lin, Peng
    Wang, Zhongrui
    Strachan, John Paul
    Barnell, Mark
    Wu, Qing
    Williams, R. Stanley
    Yang, J. Joshua
    Xia, Qiangfei
    2018 IEEE 10TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2018, : 161 - 164
  • [5] Temporal Correlation Detection Based on 3D NAND Flash In-Memory Computing
    Zhou, Wen
    Jin, Lei
    Cui, Jiameng
    Li, Kaiwei
    Jia, Xinlei
    Zhang, An
    Huo, Zongliang
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (06) : 874 - 877
  • [6] Superconducting in-memory computing architecture coupling with memristor synapses for binarized neural networks
    Xu, Zuyu
    Liu, Yu
    Wu, Zuheng
    Zhu, Yunlai
    Wang, Jun
    Yang, Fei
    Dai, Yuehua
    SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 2024, 37 (06):
  • [7] A Crossbar-Based In-Memory Computing Architecture
    Wang, Xinxin
    Zidan, Mohammed A.
    Lu, Wei D.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (12) : 4224 - 4232
  • [8] Investigation on the 3D Memristor Array Architecture for 3D Reservoir Computing System Implementation
    Sun, Wenxuan
    Yu, Jie
    Dong, Danian
    Zheng, Xu
    Lai, Jinru
    Fan, Shaoyang
    Wang, Hongzhou
    Gao, Jianfeng
    Liu, Junfeng
    Xu, Xiaoxin
    IEEE ELECTRON DEVICE LETTERS, 2024, 45 (08) : 1445 - 1448
  • [9] Impact of Random Phase Distribution in 3D Vertical NAND Architecture of Ferroelectric Transistors on In-Memory Computing
    Choe, Gihun
    Shim, Wonbo
    Hur, Jae
    Khan, Asif Islam
    Yu, Shimeng
    2020 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2020), 2020, : 165 - 168
  • [10] Framework for In-Memory Computing Based on Memristor and Memcapacitor for On-Chip Training
    Singh, Ankur
    Lee, Byung-Geun
    IEEE ACCESS, 2023, 11 : 112590 - 112599