CoMIC: Complementary Memristor based in-memory computing in 3D architecture

被引:0
|
作者
Lalchhandama, F. [1 ]
Datta, Kamalika [3 ]
Chakraborty, Sandip [1 ]
Drechsler, Rolf [3 ,4 ]
Sengupta, Indranil [1 ,2 ]
机构
[1] Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur, India
[2] JIS University, Kolkata, India
[3] Deutsches Forschungszentrum für Künstliche Intelligenz (DFKI), Bremen, Germany
[4] Institute of Computer Science, University of Bremen, Bremen, Germany
关键词
RRAM - Computation theory - Computer circuits - Memory architecture;
D O I
暂无
中图分类号
学科分类号
摘要
The use of memristors, also known as Resistive Random Access Memory (ReRAM), has been widely investigated in recent years for non-volatile memory design applications. Memristors can also be used for realizing logic operations, leading to new in-memory computing (IMC) architectures. However, the presence of sneak paths in crossbar arrays limits the practical use of such systems. In this paper, we introduce a novel sneak path-free ReRAM system capable of both memory and logic operations using Complementary Resistive Switches (CRS) or Complementary Memristors (CMs) crossbar array. CMs can mitigate the effect of sneak paths and are good candidates for realizing three-dimensional memory array. A novel IMC-enabled two-dimensional (2D) and three-dimensional (3D) crossbar architecture have been proposed. The devices are modeled using the VTEAM memristor model and can perform majority (MAJ) gate operations directly on the crossbar. A logic mapping approach is also proposed, allowing serial and parallel evaluation of MAJ operations for given high-level logic functions. The efficacy of the approach has been evaluated by estimating the computation cycles, crossbar size, delay, and energy for various benchmark functions. The results show that the proposed method yields up to 91.19% improvement over an existing IMC method in computation steps and 78.90% reduction in terms of the number of memristors required. © 2022 Elsevier B.V.
引用
收藏
相关论文
共 50 条
  • [31] Recent Advances in In-Memory Computing: Exploring Memristor and Memtransistor Arrays with 2D Materials
    Zhou, Hangbo
    Li, Sifan
    Ang, Kah-Wee
    Zhang, Yong-Wei
    NANO-MICRO LETTERS, 2024, 16 (01)
  • [32] 3D Crosspoint Memory as a Parallel Architecture for Computing Network Reachability
    Velasquez, Alvaro
    Jha, Sumit Kumar
    2018 IEEE 36TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2018, : 171 - 178
  • [33] Configurable in-memory computing architecture based on dual-port SRAM
    Zhao, Yue
    Liu, Yunlong
    Zheng, Jian
    Tong, Zhongzhen
    Wang, Xin
    Yu, Runru
    Wu, Xiulong
    Zhou, Yongliang
    Peng, Chunyu
    Lu, Wenjuan
    Zhao, Qiang
    Lin, Zhiting
    MICROELECTRONICS JOURNAL, 2024, 147
  • [34] RRAM-based Reconfigurable In-Memory Computing Architecture with Hybrid Routing
    Zha, Yue
    Li, Jing
    2017 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2017, : 527 - 532
  • [35] A Heterogeneous Platform for 3D NAND-Based In-Memory Hyperdimensional Computing Engine for Genome Sequencing Applications
    Hsu, Po-Kai
    Garg, Vaidehi
    Lu, Anni
    Yu, Shimeng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (04) : 1628 - 1637
  • [36] Floating Point Multiplication Mapping on ReRAM based In-Memory Computing Architecture
    Vatwani, Tarun
    Dutt, Arko
    Bhattacharjee, Debjyoti
    Chattopadhyay, Anupam
    2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 439 - 444
  • [37] HDC-IM: Hyperdimensional Computing In-Memory Architecture based on RRAM
    Liu, Jialong
    Ma, Mingyuan
    Zhu, Zhenhua
    Wang, Yu
    Yang, Huazhong
    2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 450 - 453
  • [38] Graph Algorithm Optimization for Spintronics-based In-memory Computing Architecture
    Wang X.
    Chen X.
    Jia X.
    Yang J.
    Qu G.
    Zhao W.
    Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2023, 45 (09): : 3193 - 3199
  • [39] A Unified Memory Network Architecture for In-Memory Computing in Commodity Servers
    Zhan, Jia
    Akgun, Itir
    Zhao, Jishen
    Davis, Al
    Faraboschi, Paolo
    Wang, Yuangang
    Xie, Yuan
    2016 49TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2016,
  • [40] A Skyrmion Racetrack Memory based Computing In-memory Architecture for Binary Neural Convolutional Network
    Pan, Yu
    Ouyang, Peng
    Zhao, Yinglin
    Yin, Shouyi
    Zhang, Youguang
    Wei, Shaojun
    Zhao, Weisheng
    GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 271 - 274