A self-calibrated multiphase DLL-based clock generator

被引:0
|
作者
Chen, Hsin-Shu [1 ]
Hung, Chao-Ching
机构
[1] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A delay-locked loop (DLL) integrated with an analog self-calibration circuit is presented. The proposed DLL can generate precise multiphase clocks over process corners, voltage/temperature variations and device mismatches when incorporating with the calibration circuit and variable-delay output buffers. The experimental circuit in a standard 0.35-mu m CMOS process demonstrates delay mismatch between phases can be reduced from tens of pico-second to less than ten pico-seconds at 100MHz. The prototype circuit occupies an area of 2.1 mm(2), and consumes around 10.1mW at 3.3V.
引用
收藏
页码:172 / +
页数:2
相关论文
共 50 条
  • [31] A fast-lock low-power all-digital DLL-based clock generator with fractional multiple technique
    Lo, Yu-Lung
    Fan, Fang-Yu
    Wang, Hsi-Hua
    Li, Yu-Hsin
    Chen, Zi-Yi
    Liu, Jen-Chieh
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2021, 27 (04): : 1335 - 1346
  • [32] Self-calibrated spiral SENSE
    Qian, YX
    Zhang, ZH
    Stenger, VA
    Wang, Y
    MAGNETIC RESONANCE IN MEDICINE, 2004, 52 (03) : 688 - 692
  • [33] Self-Calibrated Super Resolution
    Da Costa, Maxime Ferreira
    Chi, Yuejie
    CONFERENCE RECORD OF THE 2019 FIFTY-THIRD ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2019, : 230 - 234
  • [34] SELF-CALIBRATED COLLINEARITY DETECTOR
    MOSES, Y
    SCHECHTMAN, G
    ULLMAN, S
    BIOLOGICAL CYBERNETICS, 1990, 63 (06) : 463 - 475
  • [35] Design of a DLL-based 1.25G clock synthesizer for impulse UWB system
    Chen, C
    Liu, BA
    2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 596 - 599
  • [36] DLL-Based Programmable Clock Multiplier Using Differential Toggle-Pulsed Latch
    Hwang, Chorng-Sii
    Chu, Ting-Li
    Chen, Po-Hsun
    2013 IEEE 26TH INTERNATIONAL SOC CONFERENCE (SOCC), 2013, : 239 - 243
  • [37] A 0.7-2-GHz self-calibrated multiphase delay-locked loop
    Chang, HH
    Chang, JY
    Kuo, CY
    Liu, SI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (05) : 1051 - 1061
  • [38] Low voltage wide range DLL-based quad-phase core clock generator for high speed network SRAM application
    Kim, NS
    Cho, UR
    Byun, HG
    CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, : 533 - 536
  • [39] A low-power small-area ±7.28-ps-jitter 1-GHz DLL-based clock generator
    Kim, C
    Hwang, IC
    Kang, SM
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (11) : 1414 - 1420
  • [40] RETRACTED: High-Speed, Low-Power, and Highly Reliable Frequency Multiplier for DLL-Based Clock Generator (Retracted Article)
    Ryu, Kyungho
    Jung, Jiwan
    Jung, Dong-Hoon
    Kim, Jin Hyuk
    Jung, Seong-Ook
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (04) : 1484 - 1492