A self-calibrated multiphase DLL-based clock generator

被引:0
|
作者
Chen, Hsin-Shu [1 ]
Hung, Chao-Ching
机构
[1] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A delay-locked loop (DLL) integrated with an analog self-calibration circuit is presented. The proposed DLL can generate precise multiphase clocks over process corners, voltage/temperature variations and device mismatches when incorporating with the calibration circuit and variable-delay output buffers. The experimental circuit in a standard 0.35-mu m CMOS process demonstrates delay mismatch between phases can be reduced from tens of pico-second to less than ten pico-seconds at 100MHz. The prototype circuit occupies an area of 2.1 mm(2), and consumes around 10.1mW at 3.3V.
引用
收藏
页码:172 / +
页数:2
相关论文
共 50 条
  • [1] A Self-Calibrated DLL-Based Clock Generator for an Energy-Aware EISC Processor
    Hwang, Sewook
    Kim, Kyeong-Min
    Kim, Jungmoon
    Kim, Seon Wook
    Kim, Chulwoo
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (03) : 575 - 579
  • [2] A DC-DC Converter with a Dual VCDL-based ADC and a Self-Calibrated DLL-based Clock Generator for an Energy-Aware EISC Processor
    Ok, Sunghwa
    Kim, Jungmoon
    Yoon, Gilwon
    Chu, Hyunho
    Oh, Jaegeun
    Kim, Seon Wook
    Kim, Chulwoo
    PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 551 - 554
  • [3] A new DLL-based approach for all-digital multiphase clock generation
    Chung, CC
    Lee, CY
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (03) : 469 - 475
  • [4] A Low-Jitter DLL-Based Clock Generator with Two Negative Feedback Loops
    Choi, Young-Shig
    Park, Jong-Yoon
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2014, 14 (04) : 457 - 462
  • [5] An all-digital fast-locking programmable DLL-based clock generator
    Liang, Chuan-Kang
    Yang, Rong-Jyi
    Liu, Shen-Luan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (01) : 349 - 357
  • [6] A Low Phase Noise All-Digital Programmable DLL-Based Clock Generator
    Lo, Yu-Lung
    Liu, Han-Ying
    Chou, Pei-Yuan
    Yang, Wei-Bin
    2014 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE, ELECTRONICS AND ELECTRICAL ENGINEERING (ISEEE), VOLS 1-3, 2014, : 1571 - +
  • [7] An All-Digital Spread-Spectrum Clock Generator With Self-Calibrated Bandwidth
    Lee, I-Ting
    Ku, Shih-Han
    Liu, Shen-Iuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (11) : 2813 - 2822
  • [8] A Low-Power Digital DLL-Based Clock Generator in Open-Loop Mode
    Mesgarzadeh, Behzad
    Alvandpour, Atila
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (07) : 1907 - 1913
  • [9] Dual-loop DLL-based clock synchroniser
    Hwang, SS
    ELECTRONICS LETTERS, 2000, 36 (14) : 1173 - 1174
  • [10] A DLL-based variable-phase clock buffer
    Chen, Chao-Chyun
    Chang, Jung-Yu
    Liu, Shen-Iuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (12) : 1072 - 1076