A threshold voltage model for high-k gate-dielectric MOSFETs considering fringing-field effect

被引:0
|
作者
Ji Feng
Xu Jing-Ping [1 ]
Lai Pui-To
机构
[1] Huazhong Univ Sci & Technol, Dept Elect Sci & Technol, Wuhan 430074, Peoples R China
[2] Univ Hong Kong, Dept Elect & Elect Engn, Hong Kong, Hong Kong, Peoples R China
来源
CHINESE PHYSICS | 2007年 / 16卷 / 06期
关键词
threshold voltage; MOSFET; conformal mapping; fringing field;
D O I
暂无
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
In this paper, a threshold voltage model for high-kappa gate-dielectric metal-oxide-semiconductor field-effect transistors (MOSFETs) is developed, with more accurate boundary conditions of the gate dielectric derived through a conformal mapping transformation method to consider the fringing-field effects including the influences of high-kappa gate-dielectric and sidewall spacer. Comparing with similar models, the proposed model can be applied to general situations where the gate dielectric and sidewall spacer can have different dielectric constants. The influences of sidewall spacer and high-kappa gate dielectric on fringing field distribution of the gate dielectric and thus threshold voltage behaviours of a MOSFET are discussed in detail.
引用
收藏
页码:1757 / 1763
页数:7
相关论文
共 50 条
  • [1] A threshold voltage model for high-k gate-dielectric MOSFETs considering fringing-field effect
    Department of Electronic Science and Technology, Huazhong University of Science and Technology, Wuhan 430074, China
    不详
    [J]. Chin. Phys., 2007, 6 (1757-1763):
  • [2] 2D threshold-voltage model for high-k gate-dielectric MOSFETs
    Department of Electronic Science and Technology, Huazhong University of Science and Technology, Wuhan 430074, China
    不详
    [J]. Pan Tao Ti Hsueh Pao, 2006, 10 (1725-1731):
  • [3] A Compact Threshold-Voltage Model of MOSFETs with Stack High-k Gate Dielectric
    Ji, F.
    Xu, J. P.
    Chen, J. J.
    Xu, H. X.
    Li, C. X.
    Lai, P. T.
    [J]. 2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 236 - +
  • [4] Threshold voltage model for MOSFETs with high-K gate dielectrics
    Liu, XY
    Kang, JF
    Sun, L
    Han, RQ
    Wang, YY
    [J]. IEEE ELECTRON DEVICE LETTERS, 2002, 23 (05) : 270 - 272
  • [5] A carrier-mobility model for high-k gate-dielectric Ge MOSFETs with metal gate electrode
    Xu, J. P.
    Xiao, X.
    Lai, P. T.
    [J]. MICROELECTRONICS RELIABILITY, 2010, 50 (08) : 1081 - 1086
  • [6] Compact modeling of the effects of parasitic internal fringe capacitance on the threshold voltage of high-k gate-dielectric nanoscale SOI MOSFETs
    Kumar, MJ
    Gupta, SK
    Venkataraman, V
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (04) : 706 - 711
  • [7] Threshold voltage instabilities in high-k gate dielectric stacks
    Zafar, S
    Kumar, A
    Gusev, E
    Cartier, E
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2005, 5 (01) : 45 - 64
  • [8] A New Physical 1/f Noise Model for Double-Stack High-k Gate-Dielectric MOSFETs
    Song, Seung Hyun
    Choi, Hyun-Sik
    Baek, Rock-Hyun
    Choi, Gil-Bok
    Park, Min-Sang
    Lee, Kyung Taek
    Sagong, Hyun Chul
    Lee, Sang-Hyun
    Jung, Sung Woo
    Kang, Chang Yong
    Jeong, Yoon-Ha
    [J]. IEEE ELECTRON DEVICE LETTERS, 2009, 30 (12) : 1365 - 1367
  • [9] A threshold voltage analytical model for high-k gate dielectric MOSFETs with fully overlapped lightly doped drain structures
    Ma Fei
    Liu Hong-Xia
    Kuang Qian-Wei
    Fan Ji-Bin
    [J]. CHINESE PHYSICS B, 2012, 21 (05)
  • [10] A threshold voltage analytical model for high-k gate dielectric MOSFETs with fully overlapped lightly doped drain structures
    马飞
    刘红侠
    匡潜玮
    樊继斌
    [J]. Chinese Physics B, 2012, (05) : 600 - 605